Efficient system exploration and synthesis of applications with dynamic data storage and intensive data transfer

ABSTRACT

Matisse is a design flow intended for developing embedded systems characterize dby tight inter action b etwe encontrol and data-flow behavior, intensive data storage and tr ansfer, dynamic creation of data, and stringent real-time requirements. Matisse bridges the gap from a system specification, using a cocurr ent obje ct-oriented language, to an optimize d embedded single-chip HW/SW implementation. Matisse supp orts stepwise system-level exploration and refinement, memory architecture exploration, and gradualincorporation of timing constr aints b efore going to tr aditional tools for HW synthesis, SW compilation, and HW/SW interprocessor communication synthesis. Application of Matisse on telecom protocol processing systems shows significant improvements in area usage and power c onsumption.

REFERENCES

• 1: K. M. Chandy and C. Kesselman~ CC++: A declarative concu~ rent object, oriented programming notatiom MIT Press, 1993.
• 2: d Leao da Silva Jr., Ch. Ykman-Couvreur, and G. de Jong. Matisse: A concurrent and object, oriented system specification language In Int. Conf. on VLSI, 1997.
• 3: Julio Leao da Silva, Jr. , Chantal Ykman-Couvreur , Bill Lin , Hugo de Man , Gjalt de Jong, A System Design Methodology for Telecommunication Network Applications, Proceedings of the 7th Great Lakes Symposium on VLSI, p.64, March 13-15, 1997
• 4: Gjalt de Jong , Bill Lin Carl Verdonck , Sven Wuytack , Francky Catthoor, Background memory management for dynamic data structure intensive processing systems, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.515-520, November 05-09, 1995, San Jose, California, United States
• 5: D. Knapp , T. Ly , D. MacMillen , R. Miller, Behavioral synthesis methodology for HDL-based specification and validation, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.286-291, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217543]
• 6: I. Bolsens et al. Hardware-software codesign of digital telecommunication systems. IEEE Proceedings, April 1997.
• 7: CoWare Ina http://www.coware.com/.
• 8: Axel Jantsch , Peeter Ellervee , Ahmed Hemani , Johnny Öberg , Hannu Tenhunen, Hardware/software partitioning and minimizing memory interface traffic, Proceedings of the conference on European design automation, p.226-231, September 19-23, 1994, Grenoble, France
• 9: Krzysztof Kuchcinski, Embedded system synthesis by timing constraints solving, Proceedings of the 10th international symposium on System synthesis, p.50-57, September 17-19, 1997, Antwerp, Belgium
• 10: Bertrand Meyer, Systematic concurrent object-oriented programming, Communications of the ACM, v.36 n.9, p.56-80, Sept. 1993 [doi>10.1145/162685.162705]
• 11: Miguel Miranda , Francky Catthoor , Martin Janssen , Hugo de Man, ADOPT: Efficient Hardware Address Generation in Distributed Memory Architectures, Proceedings of the 9th international symposium on System synthesis, p.20, November 06-08, 1996
• 12: Miguel A. Miranda , Francky V. M. Catthoor , Martin Janssen , Hugo J. De Man, High-level address optimization and synthesis techniques for data-transfer-intensive applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.677-686, Dec. 1998 [doi>10.1109/92.736141]
• 13: Peter Slock , Sven Wuytack , Francky Catthoor , Gjalt de Jong, Fast and extensive system-level memory exploration for ATM applications, Proceedings of the 10th international symposium on System synthesis, p.74-81, September 17-19, 1997, Antwerp, Belgium
• 14: Bran Selic , Garth Gullekson , Paul T. Ward, Real-time object-oriented modeling, John Wiley & Sons, Inc., New York, NY, 1994
• 15: Sven Wuytack , Francky Catthoor , Gjalt de Jong , Hugo J. De Man, Minimizing the required memory bandwidth in VLSI system realizations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.4, p.433-441, Dec. 1999 [doi>10.1109/92.805750]
• 16: Y. Therasse, et al. VLSI architecture of a SDMS/ATM router. Annales des Telecommunications, 48(3-4), 1993.
• 17: Sven Wuytack , Francky Catthoor , Gjalt de Jong , Bill Lin , Hugo de Man, Flow Graph Balancing for Minimizing the Required Memory Bandwidth, Proceedings of the 9th international symposium on System synthesis, p.127, November 06-08, 1996
• 18: S. Wuytadq E Catthoor, and H. De Marl Transforming set data types to power optimal data stm(~es. IEEE Transactions on Computer-Aided Design, 15(6):619-628, dine 1996.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

Additional Classification:
  C. Computer Systems Organization
  C.0 GENERAL
      Subjects: Systems specification methodology
  C.2 COMPUTER-COMMUNICATION NETWORKS

  D. Software
  D.4 OPERATING SYSTEMS

General Terms:
Design, Measurement, Performance, Standardization, Theory

Keywords:
PLA-style logic blocks, programmable logic devices, technology mapping