ACM Home Page
Please provide us with feedback. Feedback
Boolean matching for complex PLBs in LUT-based FPGAs with application to architecture evaluation
Full text PdfPdf (938 KB)
Source International Symposium on Field Programmable Gate Arrays archive
Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays table of contents
Monterey, California, United States
Pages: 27 - 34  
Year of Publication: 1998
ISBN:0-89791-978-5
Authors
Jason Cong  Department of Computer Science, University of California, Los Angeles
Yean-Yow Hwang  Department of Computer Science, University of California, Los Angeles
Sponsor
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 3,   Downloads (12 Months): 14,   Citation Count: 8
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/275107.275116
What is a DOI?

ABSTRACT

In this paper, we developed Boolean matching techniques for complex programmable logic blocks (PLBs) in LUT-based FPGAs. A complex PLB can not only be used as a K-input LUT, but also can implement some wide functions of more than K variables. We apply previous and develop new functional decomposition methods to match wide functions to PLBs. We can determine exactly whether a given wide function can be implemented with a XC4000 CLB or other three PLB architectures (including the XC5200 CLB). We evaluate functional capabilities of the four PLB architectures on implementing wide functions in MCNC benchmarks. Experiments show that the XC4000 CLB can be used to implement up to 98% of 6-cuts and 88% of 7-cuts in MCNC benchmarks, while two of the other three PLB architectures have a smaller cost in terms of logic capability per silicon area. Our results are useful for designing future logic unit architectures in LUT based FPGAs.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Ashenhurst, R. L., "The Decomposition of Switching Functions," Proc. Int'l Syrup. on Theory of Switching Functions, 1959.
 
2
 
3
4
5
6
7
 
8
 
9
 
10
 
11
Rudell, R., Private Communication 1996.
 
12
Sasao, T. and J. T. Butler, "On Bi-Decompositions of Logic Functions," Proc. Int'l Workshop on Logic Synthesis, 1997.
13

CITED BY  8

Collaborative Colleagues:
Jason Cong: colleagues
Yean-Yow Hwang: colleagues