| Boolean matching for complex PLBs in LUT-based FPGAs with application to architecture evaluation |
| Full text |
Pdf
(938 KB)
|
| Source
|
International Symposium on Field Programmable Gate Arrays
archive
Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays
table of contents
Monterey, California, United States
Pages: 27 - 34
Year of Publication: 1998
ISBN:0-89791-978-5
|
|
Authors
|
|
Jason Cong
|
Department of Computer Science, University of California, Los Angeles
|
|
Yean-Yow Hwang
|
Department of Computer Science, University of California, Los Angeles
|
|
| Sponsor |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 3, Downloads (12 Months): 14, Citation Count: 8
|
|
|
ABSTRACT
In this paper, we developed Boolean matching techniques for complex programmable logic blocks (PLBs) in LUT-based FPGAs. A complex PLB can not only be used as a K-input LUT, but also can implement some wide functions of more than K variables. We apply previous and develop new functional decomposition methods to match wide functions to PLBs. We can determine exactly whether a given wide function can be implemented with a XC4000 CLB or other three PLB architectures (including the XC5200 CLB). We evaluate functional capabilities of the four PLB architectures on implementing wide functions in MCNC benchmarks. Experiments show that the XC4000 CLB can be used to implement up to 98% of 6-cuts and 88% of 7-cuts in MCNC benchmarks, while two of the other three PLB architectures have a smaller cost in terms of logic capability per silicon area. Our results are useful for designing future logic unit architectures in LUT based FPGAs.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Ashenhurst, R. L., "The Decomposition of Switching Functions," Proc. Int'l Syrup. on Theory of Switching Functions, 1959.
|
| |
2
|
|
| |
3
|
|
 |
4
|
|
 |
5
|
|
 |
6
|
Jason Cong , John Peck , Yuzheng Ding, RASP: a general logic synthesis system for SRAM-based FPGAs, Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, p.137-143, February 11-13, 1996, Monterey, California, United States
[doi> 10.1145/228370.228390]
|
 |
7
|
|
| |
8
|
Juinn-Dar Huang , Jing-Yang Jou , Wen-Zen Shen, Compatible class encoding in Roth-Karp decomposition for two-output LUT architecture, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.359-363, November 05-09, 1995, San Jose, California, United States
|
| |
9
|
|
| |
10
|
|
| |
11
|
Rudell, R., Private Communication 1996.
|
| |
12
|
Sasao, T. and J. T. Butler, "On Bi-Decompositions of Logic Functions," Proc. Int'l Workshop on Logic Synthesis, 1997.
|
 |
13
|
Bernd Wurth , Klaus Eckl , Kurt Antreich, Functional multiple-output decomposition: theory and an implicit algorithm, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.54-59, June 12-16, 1995, San Francisco, California, United States
[doi> 10.1145/217474.217506]
|
CITED BY 8
|
|
|
|
|
Jason Cong , Yean-Yow Hwang , Songjie Xu, Technology mapping for FPGAs with nonuniform pin delays and fast interconnections, Proceedings of the 36th ACM/IEEE conference on Design automation, p.373-378, June 21-25, 1999, New Orleans, Louisiana, United States
|
|
|
Michael Hutton , Vinson Chan , Peter Kazarian , Victor Maruri , Tony Ngai , Jim Park , Rakesh Patel , Bruce Pedersen , Jay Schleicher , Sergey Shumarayev, Interconnect enhancements for a high-speed PLD architecture, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|