Analysis, reduction and avoidance of crosstalk on VLSI chips

ABSTRACT

As chip size and design density increase, coupling effects (crosstalk) between signal wires become increasingly critical to on-chip timing and even functionality. A method is presented to analyze crosstalk while taking into account timing relationship and timing criticality between coupling wires. The method is based upon the geometrical layout of the wires (adjacency), the signal slopes on the wires (circuit driving capability) and timing considerations. Based on these wire characteristics, a pattern driven routing tool imbeds the crosstalk critical nets in non-adjacent wiring tracks for crosstalk avoidance. The pattern driven routing capability may also be used for rerouting crosstalk critical nets of an already existing routing for crosstalk reduction. The crosstalk analysis and the routing tool described in this paper were used in three generations of VLSI processor chip designs for IBM's S/390 computers, always resulting in crosstalk-resistant hardware.

REFERENCES

• cat: I. Cart, "Crosstalk (Noise) in Digital Systems", IEEE Transactions, Electronic Computers, vol. 16, no. 6, 1967, pp. 743-763
• del: N. Delorme, M. BeUeviUe, J. Chilo, "Inductance and Capacitance Formulas for VLSI Interconnects", Electronic Letters, vol. 32, no. 11, May 1996
• dev: Anirudh Devgan, Efficient coupled noise estimation for on-chip interconnects, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.147-151, November 09-13, 1997, San Jose, California, United States
• fel: P. Feldmann , R. W. Freund, Reduced-order modeling of large linear subcircuits via a block Lanczos algorithm, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.474-479, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217573]
• gal: L. Gal, Motorola, Austin, Texas, "On-Chip Cross Talk the New Signal Integrity Challenge", Proceedings, IEEE Custom Integrated Circuits Conference, 1995, pp. 251-254
• gao: T. Gao, C. L. Liu, ~Minim-m Crosstalk Channel Routing~, IEEE Transactions, Integrated Circuits and Systams, vol. 15, no. 5, May 1996, pp. 465--474
• het: A. Hetzel, Research Institute for Discrete Mathematics, University of Bonn, Germany, ~Routing in VLSI Design: Special Partial Problems and a Sequential Solving Algorithm", Doctoral Degree's Thesis, 1995
• jhj: K. S. Jhang, S. Ha, C. S. Jhon, "A Crosstalk Optimizer for Gridded Channel Routing", IEEE Transactions, Computer Aided Design, vol. 15, no. 4, April 1996, pp. 424-429
• kir: Desmond A. Kirkpatrick , Alberto L. Sangiovanni-Vincentelli, Techniques for crosstalk avoidance in the physical design of high-performance digital systems, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.616-619, November 06-10, 1994, San Jose, California, United States
• koe: J. Koehl , U. Baur , T. Ludwig , B. Kick , T. Pflueger, A flat, timing-driven design system for a high-performance CMOS processor chipset, Proceedings of the conference on Design, automation and test in Europe, p.312-320, February 23-26, 1998, Le Palais des Congrés de Paris, France
• kru: A. Hetzel, F. Knee, Research Institute for Discrete Mathematics, University of Bonn, Germany "XRouter Version 05.00", Program Description and User's Guide
• pil: L. T. Pillage, 1% A. Rohrer, "Asymptotic Wavefom Evaluation for Timing Analysis", IEEE Transactions, Computer Aided Design, vol. 9, no. 4, April 1990, pp. 352-366
• sak: T. Sakazrai, K. Tamaru, "Simple Formulas for 2- and 3-D Capacitances", IEEE Transactions, Electronic Devices, vol. ED-30, no. 2, Feb. 1983, pp. 183-185
• she: Kenneth L. Shepard , Vinod Narayanan, Noise in deep submicron digital design, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.524-531, November 10-14, 1996, San Jose, California, United States
• spc: L.W. Nagel, "SPICE2, A Computer Program to Simulate Semiconductor Circuits", Technical Report ERI~ M520, Univer~ty of California, Berkeley, May 1975
• vit: A. Vittal, M. Marek-Sadowska, University of California, Santa Barbara, "Reducing Coupled Noise During Routing", Proceedings, Fifth AGM SIGDA Physical Design Workshop 1996, pp. 27-33

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Placement and routing

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)
  B.8 Performance and Reliability

General Terms:
Algorithms, Design, Performance