Timing metrics for physical design of deep submicron technologies

ABSTRACT

Performance-driven physical design is becoming more important as advances in IC technologies enable gigahertz operating frequencies. These same IC technologies, however, exhibit dominant interconnect resistance, non-negligible coupling capacitance, and even the potential for inductance effects, which makes the performance modeling and prediction more difficult. In this tutorial paper we will overview some of the existing timing metrics that are suitable for use during physical design, and introduce new metrics and directions for future work.

REFERENCES

• 1: H.B. Bakoglu, Circuits, Intercormections, and Packaging for V/~I, Addison-Wesley Publishing Company, 1990.
• 2: C. Chu and M. Homwitz, Charge-Sharing Models for Switch-Level Simulation. IEEE Trans. on Computer-Aided Design, 6(6):1053-1060, 1987.
• 3: Florentin Dartu , Noel Menezes , Jessica Qian , Lawrence T. Pillage, A gate-delay model for high-speed CMOS circuits, Proceedings of the 31st annual conference on Design automation, p.576-580, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196562]
• 4: Florentin Dartu , Lawrence T. Pileggi, Calculating worst-case gate delays due to dominant capacitance coupling, Proceedings of the 34th annual conference on Design automation, p.46-51, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266033]
• 5: W.C. Elmore, The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers, J. AppL Phys.,19(1):55-63, 1948.
• 6: P. Feldmann and ILW. Freund, Efficient Linear Circuit Analysis by Pad6 Approximation via the Lanczos Process, IEEE Trans. on CAD, vol. 14, no. 5, May 1995.
• 7: Rohini Gupta , Byron Krauter , Bogdan Tutuianu , John Willis , Lawrence T. Pileggi, The Elmore delay as bound for RC trees with generalized input signals, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.364-369, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217556]
• 8: M.A. Horowitz, Timing Models for MOS Circuits, Ph.D. thesis, Stanford University, January 1984.
• 9: Andrew B. Kahng , Kei Masuko , Sudhakar Muddu, Analytical delay models for VLSI interconnects under ramp input, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.30-36, November 10-14, 1996, San Jose, California, United States
• 10: Rony Kay , Lawrence Pileggi, PRIMO: probability interpretation of moments for delay calculation, Proceedings of the 35th annual conference on Design automation, p.463-468, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277172]
• 11: Kevin J. Kerns , Ivan L. Wemple , Andrew T. Yang, Stable and efficient reduction of substrate model networks using congruence transforms, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.207-214, November 05-09, 1995, San Jose, California, United States
• 12: Byron Krauter , Rohini Gupta , John Willis , Lawrence T. Pileggi, Transmission line synthesis, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.358-363, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217555]
• 13: Robert E. Mains , Thomas A. Mosher , Lukas P. P. P. van Ginneken , Robert F. Damiano, Timing Verification and Optimization for the PowerPCTM Processor Family, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.390-393, October 10-12, 1994
• 14: S.P. McCormick, Modeling and Simulation of VLSI Interconnections with Moments, Ph.D. Thesis, MIT, Jun. 1989.
• 15: P.R. O'Brien and T.L. Savadno, Modeling the driving-point characteristic of resistive interconnect for accurate delay estimarion, Proc. IEEE Intl. Conf. Computer-Aided Design, November, 1989.
• 16: A. Odabasioglu, E. Acar, L.T. Pileggi, S2P: Stable Two Pole Model, CMU Technical Report, January, 1998.
• 17: Altan Odabasioglu , Mustafa Celik , Lawrence T. Pileggi, PRIMA: passive reduced-order interconnect macromodeling algorithm, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.58-65, November 09-13, 1997, San Jose, California, United States
• 18: Lawrence Pileggi, Coping with RC(L) interconnect design headaches, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.246-253, November 05-09, 1995, San Jose, California, United States
• 19: L.T. Pillage and R.A. Rohrer, Asymptotic waveform evaluation for timing analysis, IEEE Trans. Computer-Aided Design, vol. 9, no. 4, pp. 352-366, April 1990.
• 20: D.A. Priore, Inductance on Silicon for Sub-Micron CMOS VLSI," IEEE Symposium on VLSI Circuits, 1993.
• 21: Curtis L. Ratzlaff , Nanda Gopal , Lawrence T. Pillage, RICE: Rapid interconnect circuit evaluator, Proceedings of the 28th conference on ACM/IEEE design automation, p.555-560, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127732]
• 22: J. Rubenstein, P. Penfield, Jr., and M. A. Horowitz, Signal delay in RC tree networks, IEEE Trans. Computer-Aided Design, vol. CAD-2, pp. 202-211, July 1983.
• 23: Kenneth L. Shepard , Vinod Narayanan, Noise in deep submicron digital design, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.524-531, November 10-14, 1996, San Jose, California, United States
• 24: L. Miguel Silveira , Mattan Kamon , Jacob White, Efficient reduced-order modeling of frequency-dependent coupling inductances associated with 3-D interconnect structures, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.376-380, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217558]
• 25: Bogdan Tutuianu , Florentin Dartu , Lawrence Pileggi, An explicit RC-circuit delay approximation based on the first three moments of the impulse response, Proceedings of the 33rd annual conference on Design automation, p.611-616, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240634]
• 26: G.Yee, R. Chandra, V.Ganesan, C. Sechen, Wier Delay in the Presence of Crosstalk, In Proceedings of the TAU Workshop on Timing in Digital Systems, December, 1997.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Placement and routing

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

  G. Mathematics of Computing
  G.2 DISCRETE MATHEMATICS
      G.2.2 Graph Theory
          Subjects: Trees

General Terms:
Algorithms, Design, Measurement, Performance