| Improving efficiency of symbolic model checking for state-based system requirements |
| Full text |
Pdf
(1.17 MB)
|
| Source
|
International Symposium on Software Testing and Analysis
archive
Proceedings of the 1998 ACM SIGSOFT international symposium on Software testing and analysis
table of contents
Clearwater Beach, Florida, United States
Pages: 102 - 112
Year of Publication: 1998
ISBN:0-89791-971-8
Also published in ...
|
|
Authors
|
|
William Chan
|
Department of Computer Science and Engineering, University of Washington, Box 352350, Seattle, WA
|
|
Richard J. Anderson
|
Department of Computer Science and Engineering, University of Washington, Box 352350, Seattle, WA
|
|
Paul Beame
|
Department of Computer Science and Engineering, University of Washington, Box 352350, Seattle, WA
|
|
David Notkin
|
Department of Computer Science and Engineering, University of Washington, Box 352350, Seattle, WA
|
|
| Sponsor |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 2, Downloads (12 Months): 15, Citation Count: 13
|
|
|
ABSTRACT
We present various techniques for improving the time and space efficiency of symbolic model checking for system requirements specified as synchronous finite state machines. We used these techniques in our analysis of the system requirements specification of TCAS II, a complex aircraft collision avoidance system. They together reduce the time and space complexities by orders of magnitude, making feasible some analysis that was previously intractable. The TCAS II requirements were written in RSML, a dialect of state-charts.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
 |
1
|
Richard J. Anderson , Paul Beame , Steve Burns , William Chan , Francesmary Modugno , David Notkin , Jon D. Reese, Model checking large software specifications, Proceedings of the 4th ACM SIGSOFT symposium on Foundations of software engineering, p.156-166, October 16-18, 1996, San Francisco, California, United States
|
| |
2
|
J. J. Britt. Case study: Applying formal methods to the Traffic Alert and Collision Avoidance System (TCAS) II. In COMPASS'94, Proceedings of the 9th Annual Conference on Computer Assurance, pages 39-51, Gaithersburg, MD, USA, June/July 1994. IEEE.
|
| |
3
|
|
| |
4
|
|
| |
5
|
|
| |
6
|
J. R. Burch, E. M. Clarke, D. E. Long, K. L. McMillan, and D. L. Dill. Symbolic model checking for sequential circuit verification. IEEE Transactions on Computer-Aided Design oflntegrated Circuits, 13(4):401-424, April 1994.
|
 |
7
|
Gianpiero Cabodi , Paolo Camurati , Luciano Lavagno , Stefano Quer, Disjunctive partitioning and partial iterative squaring: an effective approach for symbolic traversal of large circuits, Proceedings of the 34th annual conference on Design automation, p.728-733, June 09-13, 1997, Anaheim, California, United States
[doi> 10.1145/266021.266355]
|
| |
8
|
|
| |
9
|
|
 |
10
|
|
| |
11
|
|
| |
12
|
J. Crow and B. L. Di Vito. Formalizing space shuffle software requirements. In Proceedings of the ACM $IG$OFT Workshop on Formal Methods in Software Practice, pages 40-48, JaNuary 1996.
|
 |
13
|
|
| |
14
|
Proceedings of the Joint 6th European Software Engineering Conference and 5th ACM $IG$OFT Symposium on the Foundations of Software Engineering, Zurich, Switzerland, September 1997.
|
| |
15
|
|
| |
16
|
|
 |
17
|
|
| |
18
|
|
 |
19
|
|
 |
20
|
|
| |
21
|
Hiroaki Iwashita , Tsuneo Nakata , Fumiyasu Hirose, CTL model checking based on forward state traversal, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.82-87, November 10-14, 1996, San Jose, California, United States
|
| |
22
|
|
| |
23
|
|
| |
24
|
|
| |
25
|
|
| |
26
|
R. K. Ranjan, A. Aziz, R. K. Brayton, B. Plessier, and C. Pixley. Efficient B DD algorithms for FSM synthesis and verification. In Proceedings of lEEF_./A CM International Workshop on Logic Synthesis, Lake Tahoe, USA, May 1995.
|
| |
27
|
T. Sreemani and J. M. Atlee. Feasibility of model checking software requirements: A case study. In COMPASS'96, Proceedings of the l lth Annual Conference on ComputerAssurance, pages 77-88, Gaithersburg, MD, USA, June 1996. IEEE. '
|
| |
28
|
Robert K. Brayton , Gary D. Hachtel , Alberto L. Sangiovanni-Vincentelli , Fabio Somenzi , Adnan Aziz , Szu-Tsung Cheng , Stephen A. Edwards , Sunil P. Khatri , Yuji Kukimoto , Abelardo Pardo , Shaz Qadeer , Rajeev K. Ranjan , Shaker Sarwary , Thomas R. Shiple , Gitanjali Swamy , Tiziano Villa, VIS: A System for Verification and Synthesis, Proceedings of the 8th International Conference on Computer Aided Verification, p.428-432, August 03, 1996
|
CITED BY 13
|
|
William Chan , Richard J. Anderson , Paul Beame , David H. Jones , David Notkin , William E. Warner, Decoupling synchronization from local control for efficient symbolic model checking of statecharts, Proceedings of the 21st international conference on Software engineering, p.142-151, May 16-22, 1999, Los Angeles, California, United States
|
|
|
|
|
|
Jamieson M. Cobleigh , Lori A. Clarke , Leon J. Osterweil, The right algorithm at the right time: comparing data flow analysis algorithms for finite state verification, Proceedings of the 23rd International Conference on Software Engineering, p.37-46, May 12-19, 2001, Toronto, Ontario, Canada
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
William Chan , Richard J. Anderson , Paul Beame , Steve Burns , Francesmary Modugno , David Notkin , Jon D. Reese, Model Checking Large Software Specifications, IEEE Transactions on Software Engineering, v.24 n.7, p.498-520, July 1998
|
|
|
William Chan , Richard J. Anderson , Paul Beame , David Notkin , David H. Jones , William E. Warner, Optimizing Symbolic Model Checking for Statecharts, IEEE Transactions on Software Engineering, v.27 n.2, p.170-190, February 2001
|
|
|
|
|
|
|
INDEX TERMS
Primary Classification:
D.
Software
D.2
SOFTWARE ENGINEERING
D.2.4
Software/Program Verification
Subjects:
Model checking
Additional Classification:
D.
Software
D.3
PROGRAMMING LANGUAGES
F.
Theory of Computation
F.1
COMPUTATION BY ABSTRACT DEVICES
F.1.1
Models of Computation
Subjects:
Automata (e.g., finite, push-down, resource-bounded)
General Terms:
Algorithms,
Languages,
Performance,
Verification
Keywords:
RSML,
TCAS II,
abstraction,
binary decision diagrams,
formal verification,
partitioned transition relation,
reachability analysis,
statecharts,
symbolic model checking,
system requirements specification
|