A roadmap of CAD tool changes for sub-micron interconnect problems

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A roadmap of CAD tool changes for sub-micron interconnect problems

Full text

Pdf (860 KB)

Source

International Symposium on Physical Design archive
Proceedings of the 1997 international symposium on Physical design table of contents

Napa Valley, California, United States

Pages: 104 - 109

Year of Publication: 1997

ISBN:0-89791-927-0

Author

Lou Scheffer

Cadence Design Systems

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 9, Citation Count: 3

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/267665.267698 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

Desmond A. Kirkpatrick , Alberto L. Sangiovanni-Vincentelli, Digital sensitivity: predicting signal interaction using functional analysis, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.536-541, November 10-14, 1996, San Jose, California, United States

CITED BY 3

	Andrew B. Kahng, A roadmap and vision for physical design, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA
	A. B. Kahng , S. Muddu , E. Sarto , R. Sharma, Interconnect tuning strategies for high-performance ICs, Proceedings of the conference on Design, automation and test in Europe, p.471-478, February 23-26, 1998, Le Palais des Congrés de Paris, France
	A. Stammermann , D. Helms , M. Schulte , A. Schulz , W. Nebel, Binding, Allocation and Floorplanning in Low Power High-Level Synthesis, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.544, November 09-13, 2003

INDEX TERMS

Primary Classification:
J. Computer Applications

Additional Classification:
B. Hardware
B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS

C. Computer Systems Organization
C.1 PROCESSOR ARCHITECTURES
C.1.2 Multiple Data Stream Architectures (Multiprocessors)
Subjects: Interconnection architectures (e.g., common bus, multiport memory, crossbar switch)

General Terms:
Design, Measurement, Performance, Reliability, Theory, Verification

Collaborative Colleagues:

Lou Scheffer: colleagues

Adobe Acrobat

QuickTime

Windows Media Player

Real Player