Efficient coupled noise estimation for on-chip interconnects

ABSTRACT

Noise analysis and avoidance is an increasingly critical step in deep submicron design. Ever increasing requirements on performance have led to widespread use of dynamic logic circuit families and its other derivatives. These aggressive circuit families trade off noise margin for timing performance making them more susceptible to noise failure and increasing the need for noise analysis. Currently, noise analysis is performed either through circuit or timing simulation or through model order reduction. These techniques in use are still inefficient for analyzing massive amount of interconnect data found in present day integrated circuits. This paper presents efficient techniques for estimation of coupled noise in on-chip interconnects. This noise estimation metric is an upper bound for RC circuits, being similar in spirit to Elmore delay in timing analysis. Such an efficient noise metric is especially useful for noise criticality pruning and physical design based noise avoidance techniques.

REFERENCES

• 1: R.R Tummala and E.J. Ryamszewski,"Microelectronics Packaging Handbook" Van Nostrand Reinhold, 1989.
• 2: Kenneth L. Shepard , Vinod Narayanan, Noise in deep submicron digital design, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.524-531, November 10-14, 1996, San Jose, California, United States
• 3: L.W. Nagel. SPICE2, A Computer Program to Simulate Semiconductor Circuits. Technical Report ERL-M520, UC-Berkeley, May, 1975.
• 4: L. T. Pillage and R. A. Rohrer. Asymptotic Waveform Evaluation for Timing Analysis. IEEE Trans. Computer-Aided Design. 9(4):352-366, April, 1990.
• 5: P. Feldmann , R. W. Freund, Reduced-order modeling of large linear subcircuits via a block Lanczos algorithm, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.474-479, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217573]
• 6: W.C.Elmore,"The Transient Response of Damped Linear Networks with particular regard to Broadband Amplifiers", J. Applied Physics 19,pp. 55-63, 1948.
• 7: Paul Penfield, Jr. , Jorge Rubinstein, Signal delay in RC tree networks, Proceedings of the 18th conference on Design automation, p.613-617, June 29-July 01, 1981, Nashville, Tennessee, United States
• 8: R. Gupta, B. Tutuianu and L.T.Pileggi, "The Elmore Delay as a Bound for RC Trees with Generalized Input Signals, IEEE Transactions on Computer Aided Design, Vol 16 No 1, pp. 95-104, Jan 1997.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Interconnection architectures (e.g., common bus, multiport memory, crossbar switch)

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

  C. Computer Systems Organization

General Terms:
Design, Measurement, Performance, Theory

Keywords:
Elmore delay, circuit simulation, coupled noise estimation, deep submicron design, dynamic logic circuit families, integrated circuit noise, noise analysis, noise criticality pruning, on-chip interconnects, physical design based noise avoidance, timing simulation