PRIMA

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

PRIMA: passive reduced-order interconnect macromodeling algorithm

Full text

Publisher Site , Pdf

Pdf (110 KB)

Source

International Conference on Computer Aided Design archive
Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design table of contents

San Jose, California, United States

Pages: 58 - 65

Year of Publication: 1997

ISBN:0-8186-8200-0

Authors

Altan Odabasioglu	Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA
Mustafa Celik	Motorola, Austin, TX 78721 and Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA
Lawrence T. Pileggi	Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society

Publisher

IEEE Computer Society Washington, DC, USA

Bibliometrics

Downloads (6 Weeks): 12, Downloads (12 Months): 89, Citation Count: 89

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

ABSTRACT

This paper describes PRIMA, an algorithm for generating provably passive reduced order N-port models for RLC interconnect circuits. It is demonstrated that, in addition to requiring macromodel stability, macromodel passivity is needed to guarantee the overall circuit stability once the active and passive driver/load models are connected. PRIMA extends the block Arnoldi technique to include guaranteed passivity. Moreover, it is empirically observed that the accuracy is superior to existing block Arnoldi methods. While the same passivity extension is not possible for MPVL, we observed comparable accuracy in the frequency domain for all examples considered. Additionally a path tracing algorithm is used to calculate the reduced order macromodel with the utmost efficiency for generalized RLC interconnects.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis", IEEE Trans. Computer-Aided Design, vol. 9, no. 4, pp. 352-366, Apr. 1990.
	2	E Feldmann and R. W. Freund, "Efficient linear circuit analysis by Pad6 approximation via the Lanczos process", IEEE Trans. on CAD, vol. CAD-14, pp. 639-649, May 1995
	3	Kevin J. Kerns , Ivan L. Wemple , Andrew T. Yang, Stable and efficient reduction of substrate model networks using congruence transforms, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.207-214, November 05-09, 1995, San Jose, California, United States
	4	L. Miguel Silveira , Mattan Kamon , Jacob White, Efficient reduced-order modeling of frequency-dependent coupling inductances associated with 3-D interconnect structures, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.376-380, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217558]
	5	P. Feldmann , R. W. Freund, Reduced-order modeling of large linear subcircuits via a block Lanczos algorithm, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.474-479, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217573]
	6	D. L. Boley, "Krylov space methods on state-space control models", Circuits Syst. Signal Process. vol.13, no.6, pp. 733-758, 1994
	7	S. Y. Kim, N. Gopal and L. T. Pillage, "Time-Domain Macromodels for VLSI Interconnect Analysis", IEEE Trans. on CAD, vol 13, No. 10, pp. 1257-1270, Oct. 1994
	8	L. Miguel Silveira , Mattan Kamon , Ibrahim Elfadel , Jacob White, A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.288-294, November 10-14, 1996, San Jose, California, United States
	9	I. M. Elfadel , David D. Ling, Zeros and passivity of Arnoldi-reduced-order models for interconnect networks, Proceedings of the 34th annual conference on Design automation, p.28-33, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266030]
	10	Kevin J. Kerns , Andrew T. Yang, Preservation of passivity during RLC network reduction via split congruence transformations, Proceedings of the 34th annual conference on Design automation, p.34-39, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266031]
	11	B. D. Anderson and S. Vongpanitlerd, Network analysis and synthesis. Prentice-Hall, Inc., 1973
	12	R. A. Rohrer and H. Nosrati, "Passivity considerations in stability studies of numerical integration algorithms", IEEE Trans. on Circuits and Systems, vol. CAS-28, no. 9, pp. 857-866, Sep. 1981
	13	C. L. Ratzlaff and L. T. Pillage, "RICE: Rapid interconnect circuit evaluation using AWE", IEEE Trans. CAD, vol. 13, no. 6, pp. 763- 776, Jun. 1994
	14	V. Raghavan , J. E. Bracken , R. A. Rohrer, AWESpice: a general tool for the accurate and efficient simulation of interconnect problems, Proceedings of the 29th ACM/IEEE conference on Design automation, p.87-92, June 08-12, 1992, Anaheim, California, United States
	15	G. H. Golub and C. F. Van Loan, Matrix Computations. John Hopkins Univ. Press, 2nd ed., 1989
	16	E. S. Kuh and R. A. Rohrer, Theory of Linear Active Networks. Holden-Day Inc., 1967
	17	L. W. Nagel, "SPICE2, a computer program to simulate semiconductor circuits", Technical Report ERL-M520, UC-Berkeley, May 1975
	18	T. L. Quarles, "The SPICE3 implementation guide", Tech. Rep. Memo ERL-M89/44, U. of California, Berkeley, 1989
	19	Byron Krauter , Lawrence T. Pileggi, Generating sparse partial inductance matrices with guaranteed stability, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.45-52, November 05-09, 1995, San Jose, California, United States
	20	X. Huang, "Pad6 approximation of linear(ized) circuit responses", Ph.D. Thesis, Carnegie Mellon Univ., Nov. 1990

CITED BY 90

	Joel R. Phillips, Model reduction of time-varying linear systems using approximate multipoint Krylov-subspace projectors, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.96-102, November 08-12, 1998, San Jose, California, United States
	Emad Gad , Michel Nakhla, Model reduction for DC solution of large nonlinear circuits, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.376-379, November 07-11, 1999, San Jose, California, United States
	M. M. Gourary , S. G. Rusakov , S. L. Ulyanov , M. M. Zharov , B. J. Mulvaney, An optimum fitting algorithm for generation of reduced-order models, Proceedings of the 2001 conference on Asia South Pacific design automation, p.209-213, January 2001, Yokohama, Japan
	Florentin Dartu , Lawrence T. Pileggi, TETA: transistor-level engine for timing analysis, Proceedings of the 35th annual conference on Design automation, p.595-598, June 15-19, 1998, San Francisco, California, United States
	Janet M. Wang , Ernest S. Kuh , Qingjian Yu, The Chebyshev expansion based passive model for distributed interconnect networks, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.370-375, November 07-11, 1999, San Jose, California, United States
	Luca Daniel , Chin Siong Ong , Sok Chay Low , Kwok Hong Lee , Jacob White, Geometrically parameterized interconnect performance models for interconnect synthesis, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA
	Joel R. Phillips, Projection frameworks for model reduction of weakly nonlinear systems, Proceedings of the 37th conference on Design automation, p.184-189, June 05-09, 2000, Los Angeles, California, United States
	Andrew B. Kahng , Sudhakar Muddu , Egino Sarto, On switch factor based analysis of coupled RC interconnects, Proceedings of the 37th conference on Design automation, p.79-84, June 05-09, 2000, Los Angeles, California, United States
	Qingjian Yu , Janet M. Wang , Ernest S. Kuh, Multipoint moment matching model for multiport distributed interconnect networks, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.85-91, November 08-12, 1998, San Jose, California, United States
	Ning Dong , Jaijeet Roychowdhury, Piecewise polynomial nonlinear model reduction, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Tao Lin , Emrah Acar , Lawrence Pileggi, h-gamma: an RC delay metric based on a gamma distribution approximation of the homogeneous response, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.19-25, November 08-12, 1998, San Jose, California, United States
	Xiaodong Yang , Walter H. Ku , Chung-Kuan Cheng, A new efficient waveform simulation method for RLC interconnect via amplitude and phase approximation, Proceedings of the 2000 conference on Asia South Pacific design automation, p.463-468, January 2000, Yokohama, Japan
	H. Levy , W. Scott , D. MacMillen , Jacob White, A rank-one update method for efficient processing of interconnect parasitics in timing analysis, Proceedings of the 37th conference on Design automation, p.75-78, June 05-09, 2000, Los Angeles, California, United States
	Bhavana Thudi , David Blaauw, Efficient switching window computation for cross-talk noise, Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems, December 02-03, 2002, Monterey, California, USA
	G. Van der Plas , M. Badaroglu , G. Vandersteen , P. Dobrovolny , P. Wambacq , S. Donnay , G. Gielen , H. De Man, High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Soha Hassoun, Critical path analysis using a dynamically bounded delay model, Proceedings of the 37th conference on Design automation, p.260-265, June 05-09, 2000, Los Angeles, California, United States
	Paul D. Gross , Ravishankar Arunachalam , Karthik Rajagopal , Lawrence T. Pileggi, Determination of worst-case aggressor alignment for delay calculation, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.212-219, November 08-12, 1998, San Jose, California, United States
	Nuno Marques , Mattan Kamon , Jacob White , L. Miguel Silveira, A mixed nodal-mesh formulation for efficient extraction and passive reduced-order modeling of 3D interconnects, Proceedings of the 35th annual conference on Design automation, p.297-302, June 15-19, 1998, San Francisco, California, United States
	I. M. Elfadel , David D. Ling, Zeros and passivity of Arnoldi-reduced-order models for interconnect networks, Proceedings of the 34th annual conference on Design automation, p.28-33, June 09-13, 1997, Anaheim, California, United States
	Jing-Rebecca Li , Frank Wang , Jacob K. White, An efficient Lyapunov equation-based approach for generating reduced-order models of interconnect, Proceedings of the 36th ACM/IEEE conference on Design automation, p.1-6, June 21-25, 1999, New Orleans, Louisiana, United States
	Jing-Rebecca Li , Jacob White, Efficient model reduction of interconnect via approximate system gramians, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.380-384, November 07-11, 1999, San Jose, California, United States
	Chandramouli V. Kashyap , Byron L. Krauter, A realizable driving point model for on-chip interconnect with inductance, Proceedings of the 37th conference on Design automation, p.190-195, June 05-09, 2000, Los Angeles, California, United States
	Amir Attarha , Mehrdad Nourani, Signal integrity fault analysis using reduced-order modeling, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Rony Kay , Lawrence Pileggi, PRIMO: probability interpretation of moments for delay calculation, Proceedings of the 35th annual conference on Design automation, p.463-468, June 15-19, 1998, San Francisco, California, United States
	Lawrence Pileggi, Timing metrics for physical design of deep submicron technologies, Proceedings of the 1998 international symposium on Physical design, p.28-33, April 06-08, 1998, Monterey, California, United States
	Bernard N. Sheehan, ENOR: model order reduction of RLC circuits using nodal equations for efficient factorization, Proceedings of the 36th ACM/IEEE conference on Design automation, p.17-21, June 21-25, 1999, New Orleans, Louisiana, United States
	Kaushik Gala , Vladimir Zolotov , Rajendran Panda , Brian Young , Junfeng Wang , David Blaauw, On-chip inductance modeling and analysis, Proceedings of the 37th conference on Design automation, p.63-68, June 05-09, 2000, Los Angeles, California, United States
	Pavan K. Gunupudi , Michel S. Nakhla, Model-reduction of nonlinear circuits using Krylov-space techniques, Proceedings of the 36th ACM/IEEE conference on Design automation, p.13-16, June 21-25, 1999, New Orleans, Louisiana, United States
	Chung-Ping Chen , D. F. Wong, Error bounded Padé approximation via bilinear conformal transformation, Proceedings of the 36th ACM/IEEE conference on Design automation, p.7-12, June 21-25, 1999, New Orleans, Louisiana, United States
	M. Kamon , N. Marques , Y. Massoud , L. Silveira , J. White, Interconnect analysis: from 3-D structures to circuit models, Proceedings of the 36th ACM/IEEE conference on Design automation, p.910-914, June 21-25, 1999, New Orleans, Louisiana, United States
	Joel Phillips , Luca Daniel , L. Miguel Silveira, Guaranteed passive balancing transformations for model order reduction, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Yu-Min Lee , Charlie Chung-Ping Chen, Hierarchical model order reduction for signal-integrity interconnect synthesis, Proceedings of the 11th Great Lakes symposium on VLSI, p.109-114, March 2001, West Lafayette, Indiana, United States
	I. M. Elfadel , David D. Ling, A block rational Arnoldi algorithm for multipoint passive model-order reduction of multiport RLC networks, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.66-71, November 09-13, 1997, San Jose, California, United States
	Youngsoo Shin , Takayasu Sakurai, Estimation of power distribution in VLSI interconnects, Proceedings of the 2001 international symposium on Low power electronics and design, p.370-375, August 2001, Huntington Beach, California, United States
	Michael W. Beattie , Lawrence T. Pileggi, IC analyses including extracted inductance models, Proceedings of the 36th ACM/IEEE conference on Design automation, p.915-920, June 21-25, 1999, New Orleans, Louisiana, United States
	N. Marques , M. Kamon , J. White , L. M. Silveira, An efficient algorithm for fast parasitic extraction and passive order reduction of 3D interconnect models, Proceedings of the conference on Design, automation and test in Europe, p.538-543, February 23-26, 1998, Le Palais des Congrés de Paris, France
	Kaushik Gala , David Blaauw , Junfeng Wang , Vladimir Zolotov , Min Zhao, Inductance 101: analysis and design issues, Proceedings of the 38th conference on Design automation, p.329-334, June 2001, Las Vegas, Nevada, United States
	Bernard N. Sheehan, TICER: realizable reduction of extracted RC circuits, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.200-203, November 07-11, 1999, San Jose, California, United States
	Michał Rewieński , Jacob White, A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Jaijeet Roychowdhury, Reduced-order modelling of linear time-varying systems, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.92-95, November 08-12, 1998, San Jose, California, United States
	Rafi Levy , David Blaauw , Gabi Braca , Aurobindo Dasgupta , Amir Grinshpon , Chanlee Oh , Boaz Orshav , Supamas Sirichotiyakul , Vladimir Zolotov, ClariNet: a noise analysis tool for deep submicron design, Proceedings of the 37th conference on Design automation, p.233-238, June 05-09, 2000, Los Angeles, California, United States
	Andrew B. Kahng , Bao Liu , Sheldon X.-D. Tan, Efficient decoupling capacitor planning via convex programming methods, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA
	Xiaoning Qi , Goetz Leonhardt , Daniel Flees , Xiao-Dong Yang , Sangwoo Kim , Stephan Mueller , Hendrik Mau , Lawrence T. Pileggi, A fast simulation approach for inductive effects of VLSI interconnects, Proceedings of the 13th ACM Great Lakes symposium on VLSI, April 28-29, 2003, Washington, D. C., USA
	Cristiano Forzan , Davide Pandini, A complete methodology for an accurate static noise analysis, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA
	Ki-Wook Kim , Seong-Ook Jung , Unni Narayanan , C. L. Liu , Sung-Mo Kang, Noise-aware interconnect power optimization in domino logic synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.1, p.79-89, February 2003
	Ki-Wook Kim , Seong-Ook Jung , Taewhan Kim , Sung-Mo Kang, Minimum delay optimization for domino logic circuits---a coupling-aware approach, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.2, p.203-213, April 2003
	Vladimir Zolotov , David Blaauw , Rajendran Panda , Chanhee Oh, Cross-Coupled Noise Propagation in VLSI Designs, Analog Integrated Circuits and Signal Processing, v.35 n.2-3, p.133-142, May-June 2003
	Ki-Wook Kim , Seong-Ook Jung , Taewhan Kim , Prashant Saxena , C. L. Liu , Sung-Mo Kang, Coupling delay optimization by temporal decorrelation using dual threshold voltage technique, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.879-887, October 2003
	Min Xu , Lei He, An efficient model for frequency-dependent on-chip inductance, Proceedings of the 11th Great Lakes symposium on VLSI, p.115-120, March 2001, West Lafayette, Indiana, United States
	Ching-Han Tsai , Sung-Mo Kang, Fast temperature calculation for transient electrothermal simulation by mixed frequency/time domain thermal model reduction, Proceedings of the 37th conference on Design automation, p.750-755, June 05-09, 2000, Los Angeles, California, United States
	P. Bazargan-Sabet , F. Ilponse, Modeling crosstalk noise for deep submicron verification tools, Proceedings of the conference on Design, automation and test in Europe, p.530-534, March 2001, Munich, Germany
	Supamas Sirichotiyakul , David Blaauw , Chanhee Oh , Rafi Levy , Vladimir Zolotov , Jingyan Zuo, Driver modeling and alignment for worst-case delay noise, Proceedings of the 38th conference on Design automation, p.720-725, June 2001, Las Vegas, Nevada, United States
	Al Dunlop , Alper Demir , Peter Feldmann , Sharad Kapur , David Long , Robert Melville , Jaijeet Roychowdhury, Tools and methodology for RF IC design, Proceedings of the 35th annual conference on Design automation, p.414-420, June 15-19, 1998, San Francisco, California, United States
	David Blaauw , Supamas Sirichotiyakul , Chanhee Oh, Driver modeling and alignment for worst-case delay noise, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.2, p.157-166, April 2003
	V. Zolotov , D. Blaauw , S. Sirichotiyakul , M. Becer , C. Oh , R. Panda , A. Grinshpon , R. Levy, Noise propagation and failure criteria for VLSI designs, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.587-594, November 10-14, 2002, San Jose, California
	Kanak Agarwal , Dennis Sylvester , David Blaauw , Frank Liu , Sani Nassif , Sarma Vrudhula, Variational delay metrics for interconnect timing analysis, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Soroush Abbaspour , Hanif Fatemi , Massoud Pedram, VITA: variation-aware interconnect timing analysis for symmetric and skewed sources of variation considering variational ramp input, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA
	Zhengyong Zhu , Khosro Rouz , Manjit Borah , Chung-Kuan Cheng , Ernest S. Kuh, Efficient transient simulation for transistor-level analysis, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Zhaojun Bai, Krylov subspace techniques for reduced-order modeling of large-scale dynamical systems, Applied Numerical Mathematics, v.43 n.1-2, p.9-44, October 2002
	Jingyu Xu , Xianlong Hong , Tong Jing , Ling Zhang , Jun Gu, A coupling and crosstalk considered timing-driven global routing algorithm for high performance circuit design, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.677-682, January 27-30, 2004, Yokohama, Japan
	Yahong Cao , Yu-Min Lee , Tsung-Hao Chen , Charlie Chung-Ping Chen, HiPRIME:: hierarchical and passivity reserved interconnect macromodeling engine for RLKC power delivery, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Zhengyong Zhu , Rui Shi , Chung-Kuan Cheng , Ernest S. Kuh, An unconditional stable general operator splitting method for transistor level transient analysis, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan
	Yayun Wan , Jaijeet Roychowdhury, Operator-based model-order reduction of linear periodically time-varying systems, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Kin Cheong Sou , Alexandre Megretski , Luca Daniel, A quasi-convex optimization approach to parameterized model order reduction, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Jingyu Xu , Xianlong Hong , Tong Jing , Yici Cai , Jun Gu, A novel timing-driven global routing algorithm considering coupling effects for high performance circuit design, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan
	Haitian Hu , David T. Blaauw , Vladimir Zolotov , Kaushik Gala , Min Zhao , Rajendran Panda , Sachin S. Sapatnekar, A precorrected-FFT method for simulating on-chip inductance, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.221-227, November 10-14, 2002, San Jose, California
	Xiaolue Lai , Jaijeet Roychowdhury, Macromodelling oscillators using Krylov-subspace methods, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan
	Mehrdad Nourani , Amir Attarha, Signal Integrity: Fault Modeling and Testing in High-Speed SoCs, Journal of Electronic Testing: Theory and Applications, v.18 n.4-5, p.539-554, August-October 2002
	Xiao-Dong Yang , Chung-Kuan Cheng , Walter H. Ku , Robert Carragher, Reduced Order Modeling for RLC Interconnect Tree Using Hurwitz Polynomial, Analog Integrated Circuits and Signal Processing, v.31 n.3, p.193-208, June 2002
	Jingyu Xu , Xianlong Hong , Tong Jing , Ling Zhang , Jun Gu, A coupling and crosstalk-considered timing-driven global routing algorithm for high-performance circuit design, Integration, the VLSI Journal, v.39 n.4, p.457-473, July 2006
	Dian Zhou , Rui-Ming Li, Design and verification of high-speed VLSI physical design, Journal of Computer Science and Technology, v.20 n.2, p.147-165, March 2005
	Bao Liu , Sheldon X.-D. Tan, Minimum decoupling capacitor insertion in VLSI power/ground supply networks by semidefinite and linear programs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.11, p.1284-1287, November 2007
	Roland W. Freund, Passive reduced-order models for interconnect simulation and their computation via Krylov-subspace algorithms, Proceedings of the 36th ACM/IEEE conference on Design automation, p.195-200, June 21-25, 1999, New Orleans, Louisiana, United States
	Xuanzeng , Lihong Feng , Yangfeng Su , Wei Cai , Dian Zhou , Charles Chiang, Time domain model order reduction by wavelet collocation method, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
	Soroush Abbaspour , Hanif Fatemi , Massoud Pedram, Non-gaussian statistical interconnect timing analysis, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
	R. W. Freund, SPRIM: structure-preserving reduced-order interconnect macromodeling, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.80-87, November 07-11, 2004
	Kanak Agarwal , Frank Liu, Efficient computation of current flow in signal wires for reliability analysis, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
	Janet M. Wang , Qingjian Yu , Ernest S. Kuh, Coupled noise estimation for distributed RC interconnect model, Proceedings of the conference on Design, automation and test in Europe, p.129-es, January 1999, Munich, Germany
	Bernard N. Sheehan, Projective convolution: RLC model-order reduction using the impulse response, Proceedings of the conference on Design, automation and test in Europe, p.130-es, January 1999, Munich, Germany
	Andrew B. Kahng , Bao Liu , Sheldon Tan, SMM: Scalable Analysis of Power Delivery Networks by Stochastic Moment Matching, Proceedings of the 7th International Symposium on Quality Electronic Design, p.638-643, March 27-29, 2006
	Masanori Hashimoto , Yuji Yamada , Hidetoshi Onodera, Equivalent Waveform Propagation for Static Timing Analysis, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.169, November 09-13, 2003
	Zhe Wang , Rajeev Murgai , Jaijeet Roychowdhury, Automated, Accurate Macromodelling of Digital Aggressors for Power/Ground/Substrate Noise Prediction, Proceedings of the conference on Design, automation and test in Europe, p.20824, February 16-20, 2004
	S. Raja , F. Varadi , M. Becer , J. Geada, Transistor level gate modeling for accurate and fast timing, noise, and power analysis, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California
	Jayanthi Ravindra , Mandalika Srinivas, Generic sub-space algorithm for generating reduced order models of linear time varying vlsi circuits, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA
	Kaveh Shakeri , James D. Meindl, Accelerated modeling of massively coupled RLC interconnects using the relative inductance extraction method, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.6, p.745-754, June 2008
	Soroush Abbaspour , Massoud Pedram , Amir Ajami , Chandramouli Kashyap, Fast interconnect and gate timing analysis for performance optimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.12, p.1383-1388, December 2006
	Andrew B. Kahng , Bao Liu , Qinke Wang, Stochastic power/ground supply voltage prediction and optimization via analytical placement, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.8, p.904-912, August 2007
	Chenjie Gu , Jaijeet Roychowdhury, Model reduction via projection onto nonlinear manifolds, with applications to analog circuits and biochemical systems, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
	Cristiano Forzan , Davide Pandini, Statistical static timing analysis: A survey, Integration, the VLSI Journal, v.42 n.3, p.409-435, June, 2009
	Shizhong Mei , Yehea I. Ismail, Stable parallelizable model order reduction for circuits with frequency-dependent elements, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.56 n.6, p.1214-1220, June 2009