| A hardware/software partitioner using a dynamically determined granularity |
| Full text |
Pdf
(317 KB)
|
| Source
|
Annual ACM IEEE Design Automation Conference
archive
Proceedings of the 34th annual Design Automation Conference
table of contents
Anaheim, California, United States
Pages: 691 - 696
Year of Publication: 1997
ISBN:0-89791-920-3
|
|
Authors
|
|
Jörg Henkel
|
C&C Research Laboratories, NEC USA, Princeton, NJ
|
|
Rolf Ernst
|
Institut für DV-Anlagen Technische Universität, Braunschweig D-38106 Braunschweig, Germany
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 2, Downloads (12 Months): 18, Citation Count: 25
|
|
|
ABSTRACT
Computer aided hardware/software partitioning is one of the keychallenges in hardware/software co-design. While previous approacheshave used a fixed granularity, i.e. the size of the partitioningobjects was fixed, we present a partitioning approach thatdynamically determines the partitioning granularity to adapt optimizationsteps to application properties and to intermediate optimizationresults. Experiments with simulated annealing optimizationshow a faster convergence and far better adaptability to costfunction variations than in previous experiments with fixed granularity.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
TI's 0.18 Micron Process Technology Packs 125 Million Transistors on a Single Chip, Texas Intruments, Published in the Internet, http://www.ti.com/corp/docs/pressrel/1996/- 96025b.htm, 1996.
|
| |
2
|
|
| |
3
|
R.K. Gupta and G.D. Micheli, System-level Synthesis using Re-programmable Components, IEEE/ACM Proc. of EDAC'92, IEEE Comp. Soc. Press, pp. 2-7, 1992.
|
| |
4
|
|
| |
5
|
|
| |
6
|
Axel Jantsch , Peeter Ellervee , Ahmed Hemani , Johnny Öberg , Hannu Tenhunen, Hardware/software partitioning and minimizing memory interface traffic, Proceedings of the conference on European design automation, p.226-231, September 19-23, 1994, Grenoble, France
|
| |
7
|
|
| |
8
|
Z. Peng, K. Kuchcinski, An Algorithm for Partitioning of Application Specific System, IEEE/ACM Proc. of The European Conference on Design Automation (EuroDAC) 1993, pp. 316-321, 1993.
|
| |
9
|
M. Edwards, J. Forrest, A Development Environment for the Cosynthesis of Embedded Software~Hardware Systems, IEEE/ACM Proc. of EDAC'94, pp. 469-473, 1994.
|
| |
10
|
J. Madsen, P. V. Knudsen, LYCOS Tutorial, Handouts from Eurochip course on Hardware/Software Codesign, Denmark, 14.-18. Aug. 1995.
|
| |
11
|
|
| |
12
|
|
| |
13
|
|
 |
14
|
|
| |
15
|
|
 |
16
|
|
 |
17
|
|
| |
18
|
|
 |
19
|
|
| |
20
|
|
| |
21
|
F. Balarin, M. Chiodo, D. Engels et al., POLLS: A design environment for control-dominated embedded systems, Technical Report, UC Berkeley, 1996.
|
| |
22
|
|
| |
23
|
|
| |
24
|
J. Henkel, Automatisierte Hardware/Software-Partitionierung im Entwurf integrierter Echtzeitsysteme, PhD thesis, Technische Universit~it Braunschweig, 1996.
|
| |
25
|
Jörg Henkel , Thomas Benner , Rolf Ernst , Wei Ye , Nikola Serafimov , Gernot Glawe, COSYMA: a software-oriented approach to hardware/software codesign, Journal of Computer and Software Engineering, v.2 n.3, p.293-314, 1994
|
 |
26
|
|
CITED BY 25
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Luc Bianco , Michel Auguin , Guy Gogniat , Alain Pegatoquet, A path analysis based partitioning for time constrained embedded systems, Proceedings of the 6th international workshop on Hardware/software codesign, p.85-89, March 15-18, 1998, Seattle, Washington, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Daniel D. Gajski , Frank Vahid , Sanjiv Narayan , Jie Gong, System-level exploration with SpecSyn, Proceedings of the 35th annual conference on Design automation, p.812-817, June 15-19, 1998, San Francisco, California, United States
|
|
|
K. Masselos , K. Danckaert , F. Catthoor , N. Zervas , C. E. Goutis , H. De Man, A Specification Refinement Methodology for Power Efficient Partitioning of Data-Dominated Algorithms Within Performance Constraints, Journal of VLSI Signal Processing Systems, v.26 n.3, p.291-317, Nov. 2000
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|