Profile-driven program synthesis for evaluation of system power dissipation

ABSTRACT

This paper presents a new approach for estimatingpower dissipation in a high performance microprocessor chip.First, characteristic profile (including parameters such as thecache miss rate, branch prediction miss rate, pipeline stalls,instruction mix, memory references, etc.) is extracted fromapplication programs. Then, mixed integer linear programmingand heuristic rules are used to gradually transform a genericprogram template to into a fully functional program. Thesynthesized program exhibits the same performance and powerdissipation behavior (as characterized by the extracted profile),yet it has an instruction trace orders of magnitude smaller thanthe initial trace. The synthesized program is subsequentlysimulated on a register-transfer level description of the targetmicroprocessor to provide the power dissipation value. Resultsobtained for the Intel's Pentium processor executing standardbenchmark programs show a simulation time reduction by 3-5orders of magnitude.

REFERENCES

• 1: Toshinoriato, Yukio Otaguro, Masato Nagamatsu, and Haruyuki Tago. "Evaluation of architecture-level power estimation for CMOS RISC processors". In Proceedings of the Symposium on Low Power Electronics, pp. 44-45, 1995
• 2: Chih-Log Su, Chih-Ying Tsui, and Alvin M. Despain. "Low power architectures design and compilation techniques for high performance processors." In Proceedings of IEEE COMPCON, pp. 489-498, 1994
• 3: Vivek Tiwari , Sharad Malik , Andrew Wolfe , Mike Tien-Chien Lee, Instruction level power analysis and optimization of software, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.223-238, Aug./Sept. 1996 [doi>10.1007/BF01130407]
• 4: Chi-Ying Tsui , Radu Marculescu , Diana Marculescu , Massoud Pedram, Improving the efficiency of power simulators by input vector compaction, Proceedings of the 33rd annual conference on Design automation, p.165-168, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240549]
• 5: Diana Marculescu , Radu Marculescu , Massoud Pedram, Stochastic sequential machine synthesis targeting constrained sequence generation, Proceedings of the 33rd annual conference on Design automation, p.696-701, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240650]
• 6: Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
• 7: Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
• 8: Intel Corporation, "Pentium Processor Family Developer's Manual", Volume 1 :Pentium Processors, 1996

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

  G. Mathematics of Computing
  G.1 NUMERICAL ANALYSIS

General Terms:
Design, Experimentation, Measurement, Performance, Theory