Statistical estimation of the cumulative distribution function for power dissipation in VLSI cirucits

ABSTRACT

This paper proposes to use quantile points of the cumulative distributionfunction for power consumption to provide detailed informationabout the power distribution in a circuit. The paper also presentstwo techniques based on population pruning and stratification to improvethe efficiency of estimation. Both population pruning and stratificationare based on a lowcost predictor, such as zero-delay powerestimate. Experimental results show the effectiveness of the proposedtechniques in providing detailed power distribution information.

REFERENCES

• 1: C. M. Huizer. Power dissipation analysis of CMOS VLSI circuits by means of switch-level simulation. In IEEE European Solid State Circuits Conf., pages 61- 64, 1990.
• 2: R. Burch, F. N. Najm, R Yang, and T. Trick. A Monte Carlo approach for power estimation. IEEE Transactions on VLSI Systems, 1 (1):63-71, March 1993.
• 3: F.N. Najm, R. Burch, R Yang, and I. N. Hajj. Probabilistic simulation for reliability analysis of cmos circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 9(4):439-450, April 1990.
• 4: F. N. Najm. Transition density: A new measure of activity in digital circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 12 (2) :310-323, February 1993.
• 5: J. Monteiro, S. Devadas, B. Lin, C-Y. Tsui, M. Pedram, and A. M. Despain. Exact and approximate methods of switching activity estimation in sequential logic circuits. In Proceedings of1994 International Workshop on Low Power Design, pages 117-122, April 1994.
• 6: A. Hill, C.-C. Teng, and S. M. Kang. Simulation-based maximum power estimation. In P1vceeding of lSCAS-96,1996.
• 7: S. Devadas, K. Keutzer, and J. White. Estimation of power dissipation in CMOS combinational circuits using boolean function manipulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 11 (3):373-383, March 1992.
• 8: S. Chowdury and J. Barkatullah. Estimation of maximum currents in MOS IC logic circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 9(6):642-654, April 1990.
• 9: H. Kriplani, F. N. Najm, and I. N. Hajj. Pattern independent maximum current estimation in power and ground buses of cmos vlsi circuits: Algorithm, signal correlations, and their resolution. Bull. Inter: Statist. Inst., 22:1-26,1926.
• 10: R.M. Loynes. Some aspects of the estimation of quantiles. J. R. Statistic. Soc., B28:497-512,1966.
• 11: C.-S. Ding, Q. Wu, and M. Pedram. Statistical estimation of distribution of power dissipation in vlsi circuits. Technical Report CENG 97-09, Electrical Engineering-Systems Department, University of Southern California, March 1997.
• 12: Q. Wu, C.-S. Ding, C.-T. Hsieh, and M. Pedram. Statistical design of macromodels for rt-level power evaluation. In Proc. of ASP-DAC97, January 1997.
• 13: R.L. Scheaffer, W. Mendenhall, and L .Ott. Elementrary sulwey sampling. PWS- KENT Publishing Company, 1995.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

Additional Classification:
  C. Computer Systems Organization

  F. Theory of Computation
  F.1 COMPUTATION BY ABSTRACT DEVICES
      F.1.2 Modes of Computation
          Subjects: Probabilistic computation

  G. Mathematics of Computing

General Terms:
Design, Experimentation, Measurement, Performance, Reliability, Theory