Synthesis of application specific programmable processors

ABSTRACT

Synthesis of Application Specific ProgrammableProcessors poses numerous new tasks onbehavioral synthesis tools.We address some ofthem including application bundling.ApplicationBundling is a synthesis task where n control-data flowgraphs are bundled into at most m groups, so that eachapplication belongs to at least one group and throughputconstraints for all applications are satisfied.We have shown how a variety of application specificconstraints such as manufacturing cost reduction andproduction risk reduction can be targeted during thesynthesis process.The effectiveness of our approach isdemonstrated on a number of real examples.

REFERENCES

• 1: Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
• 2: Rainer Leupers , Wolfgang Schenk , Peter Marwedel, Retargetable assembly code generation by bootstrapping, Proceedings of the 7th international symposium on High-level synthesis, p.88-93, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada
• 3: Pierre G. Paulin , Clifford Liem , Trevor C. May , Shailesh Sutarwala, CodeSyn: a retargetable code synthesis system (abstract), Proceedings of the 7th international symposium on High-level synthesis, p.94, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada
• 4: M. C. McFarland and A. C. Parker and R. Camposano, "The high-level synthesis of digital systems", Proc of IEEE, Vol. 78, No. 2, pp. 301-318, 1990.
• 5: M. Gokhale, et al., "SPLASH: A Reconfigurable Linear Logic Array", ICPP, 1990.
• 6: A. E1 Gamal, J. Rose, A. Sangiovanni-Vincentelli, "Synthesis Methods for Field Programmable Gate Arrays", Proc. of IEEE, pp. 1013-1029, 1993.
• 7: G.D. Hillman: "DSP56200: An Algorithm-Specific Digital Signal Processor Peripheral", Proc. of IEEE, pp. 1185-1191, 1987.
• 8: Edward Ashford Lee , David G. Messerschmitt, Static scheduling of synchronous data flow programs for digital signal processing, IEEE Transactions on Computers, v.36 n.1, p.24-35, Jan. 1987 [doi>10.1109/TC.1987.5009446]
• 9: R. Gupta, G. De Micheli, "Partitioning of Functional Models of Synchronous Digital Systems", ICCAD, pp. 216-219, 1990.
• 10: E. D. Lagnese , D. E. Thomas, Architectural partitioning for system level design, Proceedings of the 26th ACM/IEEE conference on Design automation, p.62-67, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74394]
• 11: Michael C. McFarland S.J., Computer-aided partitioning of behavioral hardware descriptions, Proceedings of the 20th conference on Design automation, p.472-478, June 27-29, 1983, Miami Beach, Florida, United States
• 12: F. Vahid , D. D. Gajski, Specification partitioning for system design, Proceedings of the 29th ACM/IEEE conference on Design automation, p.219-224, June 08-12, 1992, Anaheim, California, United States
• 13: J. M. Rabaey , C. Chu , P. Hoang , M. Potkonjak, Fast Prototyping of Datapath-Intensive Architectures, IEEE Design & Test, v.8 n.2, p.40-51, April 1991 [doi>10.1109/54.82037]
• 14: A.K. Yeung, J.M. Rabaey, "A 2.4 GOPS data-driven reconfigurable multiprocessor IC for DSP", ISSCC, pp. 108-109, 1995.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES

General Terms:
Design, Experimentation, Measurement, Performance, Theory