CAD at the design-manufacturing interface

ABSTRACT

Owing to rapid changes of IC technologies, traditionaldesign rule checking is becoming inadequate to assure satisfactorylevels of IC manufacturability. This paper describes a newcomputer supported design analysis environment that improvesthe efficiency of manufacturability assessment of new products.This environment, called MAPEX 2, is described in the paperalong with some of its key procedures and algorithms. Illustrationsof MAPEX 2 applications and performance figures are provided as well.

REFERENCES

• 1: Wojciech Maly, The future of IC design, testing, and manufacturing, IEEE Design & Test, v.13 n.4, p.8-91, December 1996
• 2: W. Maly , H. Heineken , J. Khare , P. K. Nag, Design for manufacturability in submicron domain, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.690-697, November 10-14, 1996, San Jose, California, United States
• 3: W. Maly: Ed., "Design for manufacturability for next decade," CMU-SRC Research Report No. CMUCAD-97-10, Pittsburgh, USA, March 1997.
• 4: H.T. Heineken and W. Maly, "Manufacturability analysis environment - MAPEX," Custom Integrated Circuits Conference, pp. 309-312, May 1994
• 5: Dracula 4.1, Reference Manual Set, Cadence Design Systems Inc., San Jose, CA, 1993.
• 6: S-Plus 3.1, Reference Manual Set, Statistical Science Inc., Seattle, WA, Oct. 1992.
• 7: C. H. Ouyang , W. A. Pleskacz , W. Maly, Extraction of critical areas for opens in large VLSI circuits, Proceedings of the 1996 Workshop on Defect and Fault-Tolerance in VLSI Systems, p.21, November 06-08, 1996
• 8: W. Maly and J. Deszczka, "Yield estimation model for VLSI artwork evaluations," Electron. Lett., vol. 19, no. 6, pp. 226- 227, March 1983.
• 9: Charles H. Stapper, Yield model for fault clusters within integrated circuits, IBM Journal of Research and Development, v.28 n.5, p.636-640, September 1984
• 10: A.V. Ferris-Prabhu, "Modeling the critical area in yield forecasts," IEEE J. Solid-State Circuits, vol. SC-20, no. 4, pp. 874-878, Aug. 1985.
• 11: W. Maly, "Computer-aided design for VLSI circuit manufacturability," Proc. of the IEEE, vol. 78, no. 25, pp. 356-392, Feb. 1990.
• 12: H.T. Heineken, J. Khare, and W. Maly, "Yield loss forecasting in the early phases of the VLSI design process," Custom Integrated Circuits Conference, pp. 27-30, May 1996.
• 13: P. K. Nag , W. Maly, Hierarchical extraction of critical area for shorts in very large ICs, Proceedings of the IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, p.19, November 13-15, 1995
• 14: Gerard A. Allan , Anthony J. Walton, Yield Prediction by Sampling with the EYES Tool, Proceedings of the 1996 Workshop on Defect and Fault-Tolerance in VLSI Systems, p.39, November 06-08, 1996
• 15: W. Pleskacz , W. Kuzmicz, SENSAT-a practical tool for estimation of the IC layout sensitivity to spot defects, Proceedings of the 1995 European conference on Design and Test, p.598, March 06-09, 1995
• 16: C. H. Ouyang , W. A. Pleskacz , W. Maly, Extraction of critical areas for opens in large VLSI circuits, Proceedings of the 1996 Workshop on Defect and Fault-Tolerance in VLSI Systems, p.21, November 06-08, 1996
• 17: D. Schmitt-Landsiedel, D. Keitel-Schulz, J. Khare, S. Griep, and W. Maly, "Critical area analysis for design-based yield improvement of VLSI circuits," Quality and Reliability Engineering International, Vol. 11, pp. 227-232, 1995.
• 18: S. Fang and J. McVittie, "Thin-oxide damage from gate charging during plasma processing," IEEE Elect~vn Device Letters, vol. 13, no. 5, p. 288, May 1992.
• 19: W. Maly , C. Ouyang , S. Ghosh , S. Maturi, Detection of an antenna effect in VLSI designs, Proceedings of the 1996 Workshop on Defect and Fault-Tolerance in VLSI Systems, p.86, November 06-08, 1996
• 20: Hans T. Heineken , Wojciech Maly, Interconnect yield model for manufacturability prediction in synthesis of standard cell based designs, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.368-373, November 10-14, 1996, San Jose, California, United States
• 21: M. Pedram and B. Preas, "Interconnection length estimation for optimized standard cell layouts," Int. Conference on Computer-Aided Design, pp. 390-393, Nov. 1989.

INDEX TERMS

Primary Classification:
  J. Computer Applications

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

  C. Computer Systems Organization

  G. Mathematics of Computing
  G.4 MATHEMATICAL SOFTWARE
      Subjects: Algorithm design and analysis

General Terms:
Algorithms, Design, Performance, Theory