ISDL

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

ISDL: an instruction set description language for retargetability

Full text

Pdf (404 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 34th annual Design Automation Conference table of contents

Anaheim, California, United States

Pages: 299 - 302

Year of Publication: 1997

ISBN:0-89791-920-3

Authors

George Hadjiyiannis	Department of EECS, MIT
Silvina Hanono	Department of EECS, MIT
Srinivas Devadas	Department of EECS, MIT

Sponsors

EDAC : Electronic Design Automation Consortium
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 6, Downloads (12 Months): 50, Citation Count: 55

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/266021.266108 What is a DOI?

ABSTRACT

We present the Instruction Set Description Language,ISDL, a machine description language used to describetarget architectures to a retargetable compiler. The featuresand flexibility of ISDL enable the description of vastly differentarchitectures, in particular VLIW architectures. ISDL explicitlysupports constraints that define valid operation groupingswithin an instruction, increasing the range of specifiable architectures.We have written a tool that, given an ISDL descriptionof a processor, automatically generates an assembler forit. Ongoing work includes the development of an automaticcode-generator generator.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Rajesh K. Gupta , Giovanni De Micheli, Hardware-Software Cosynthesis for Digital Systems, IEEE Design & Test, v.10 n.3, p.29-41, July 1993 [doi>10.1109/54.232470]
	2	Peter Marwedel, The mimola design system: Tools for the design of digital processors, Proceedings of the 21st conference on Design automation, p.587-593, June 25-27, 1984, Albuquerque, New Mexico, United States
	3	D. Lanneer et al. CHESS: Retargetable Code Generation for Embedded DSP Processors. In Code Generation for Embedded Processors, pages 85-102. Kluwer Academic Publishers, 1995.
	4	Pierre G. Paulin , Clifford Liem , Trevor C. May , Shailesh Sutarwala, DSP design tool requirements for embedded systems: a telecommunications industrial perspective, Journal of VLSI Signal Processing Systems, v.9 n.1-2, p.23-47, Jan. 1995 [doi>10.1007/BF02406469]
	5	P. Marwedel and G. Goossens, editors. Code Generation for Embedded Processors. Kluwer Academic Publishers, Boston, Massachusetts, 1995. Proceedings of the 1994 Dagstuhl Workshop on Code Generation for Embedded Processors. ISBN 0-7923-9577-8.
	6	Gert Goossens , Dirk Lanneer , Marc Pauwels , Francis Depuydt , Koen Schoofs , Augusli Kifli , Marco Cornero , Paolo Petroni , Francky Catthoor , Hugo De Man, Integration of medium-throughput signal processing algorithms on flexible instruction-set architectures, Journal of VLSI Signal Processing Systems, v.9 n.1-2, p.49-65, Jan. 1995 [doi>10.1007/BF02406470]
	7	A. Fauth, J. Van Praet, and M. Freericks. Describing Instruction Sets Using nML (Extended Version). Technical report, Technische Universit~it Berlin and IMEC, Berlin (Germany)/Leuven (Belgium), 1995.
	8	Pierre G. Paulin , Clifford Liem , Trevor C. May , Shailesh Sutarwala, CodeSyn: a retargetable code synthesis system (abstract), Proceedings of the 7th international symposium on High-level synthesis, p.94, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada
	9	Shailesh Sutarwala , Pierre G. Paulin , Yatish Kumar, Insulin: An Instruction Set Simulation Environment, Proceedings of the 11th IFIP WG10.2 International Conference sponsored by IFIP WG10.2 and in cooperation with IEEE COMPSOC on Computer Hardware Description Languages and their Applications, p.369-376, April 26-28, 1993
	10	Stanford Compiler Group. The SUIF Libra,7, version 1.0 edition, 1994.
	11	G. Hadjiyiannis, S. Hanono, and S. Devadas. ISDL: An Instruction Set Description Language for Retargetability. Technical report, MIT, 1996. (http://rlevlsi.mit.edu/spam/pubs/ISDL-TR.html).

CITED BY 55

	Rainer Laupers, HDL-based modeling of embedded processor behavior for retargetable compilation, Proceedings of the 11th international symposium on System synthesis, p.51-54, December 02-04, 1998, Hsinchu, Taiwan, China
	Albert Wang , Earl Killian , Dror Maydan , Chris Rowen, Hardware/software instruction set configurability for system-on-chip processors, Proceedings of the 38th conference on Design automation, p.184-188, June 2001, Las Vegas, Nevada, United States
	Naji Ghazal , Richard Newton , Jan Rabaey, Predicting performance potential of modern DSPs, Proceedings of the 37th conference on Design automation, p.332-335, June 05-09, 2000, Los Angeles, California, United States
	Naji Ghazal , Richard Newton , Jan Rabaey, Retargetable estimation scheme for DSP architecture selection, Proceedings of the 2000 conference on Asia South Pacific design automation, p.485-490, January 2000, Yokohama, Japan
	Prabhat Mishra , Nikil Dutt , Alex Nicolau, Functional abstraction driven design space exploration of heterogeneous programmable architectures, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
	Stefan Pees , Andreas Hoffmann , Vojin Zivojnovic , Heinrich Meyr, LISA—machine description language for cycle-accurate models of programmable DSP architectures, Proceedings of the 36th ACM/IEEE conference on Design automation, p.933-938, June 21-25, 1999, New Orleans, Louisiana, United States
	Stefan Pees , Andreas Hoffmann , Heinrich Meyr, Retargeting of compiled simulators for digital signal processors using a machine description language, Proceedings of the conference on Design, automation and test in Europe, p.669-673, March 27-30, 2000, Paris, France
	Peter Grun , Nikil Dutt , Alex Nicolau, Memory aware compilation through accurate timing extraction, Proceedings of the 37th conference on Design automation, p.316-321, June 05-09, 2000, Los Angeles, California, United States
	Jianwen Zhu , Daniel D. Gajski, A unified formal model of ISA and FSMD, Proceedings of the seventh international workshop on Hardware/software codesign, p.121-125, March 1999, Rome, Italy
	Achim Nohl , Volker Greive , Gunnar Braun , Andreas Andreas , Rainer Leupers , Oliver Schliebusch , Heinrich Meyr, Instruction encoding synthesis for architecture exploration using hierarchical processor models, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Mehrdad Reshadi , Nikhil Bansal , Prabhat Mishra , Nikil Dutt, An efficient retargetable framework for instruction-set simulation, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA
	Peter Grun , Ashok Halambi , Nikil Dutt , Alex Nicolau, RTGEN: an algorithm for automatic generation of reservation tables from architectural descriptions, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.4, p.731-737, August 2003
	Ashok Sudarsanam , Sharad Malik , Masahiro Fujita, A retargetable compilation methodology for embedded digital signal processors using a machine-dependent code optimizaton library, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
	Prabhat Mishra , Mahesh Mamidipaka , Nikil Dutt, Processor-memory coexploration using an architecture description language, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.1, p.140-162, February 2004
	George Hadjiyiannis , Srinivas Devadas, Techniques for accurate performance evaluation in architecture exploration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.4, p.601-615, August 2003
	Silvina Hanono , Srinivas Devadas, Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generator, Proceedings of the 35th annual conference on Design automation, p.510-515, June 15-19, 1998, San Francisco, California, United States
	Q. Zhao , T. Basten , B. Mesman , C. A. J. van Eijk , J. A. G. Jess, Static resource models of instruction sets, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
	George Hadjiyiannis , Pietro Russo , Srinivas Devadas, A methodology for accurate performance evaluation in architecture exploration, Proceedings of the 36th ACM/IEEE conference on Design automation, p.927-932, June 21-25, 1999, New Orleans, Louisiana, United States
	Wei Qin , Sharad Malik, Automated synthesis of efficient binary decoders for retargetable software toolkits, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Stefan Pees , Andreas Hoffmann , Heinrich Meyr, Retargetable compiled simulation of embedded processors using a machine description language, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.4, p.815-834, Oct. 2000
	Oliver Wahlen , Tilman Glökler , Achim Nohl , Andreas Hoffmann , Rainer Leupers , Heinrich Meyr, Application specific compiler/architecture codesign: a case study, ACM SIGPLAN Notices, v.37 n.7, July 2002
	A. Hoffmann , A. Nohl , S. Pees , G. Braun , H. Meyr, Generating production quality software development tools using a machine description language, Proceedings of the conference on Design, automation and test in Europe, p.674-678, March 2001, Munich, Germany
	Andreas Hoffmann , Oliver Schliebusch , Achim Nohl , Gunnar Braun , Oliver Wahlen , Heinrich Meyr, A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Prabhat Mishra , Nikil Dutt, Modeling and validation of pipeline specifications, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.1, p.114-139, February 2004
	Gunnar Braun , Achim Nohl , Weihua Sheng , Jianjiang Ceng , Manuel Hohenauer , Hanno Scharwächter , Rainer Leupers , Heinrich Meyr, A novel approach for flexible and consistent ADL-driven ASIP design, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Scott J. Weber , Matthew W. Moskewicz , Matthias Gries , Christian Sauer , Kurt Keutzer, Fast cycle-accurate simulation and instruction set generation for constraint-based descriptions of programmable architectures, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden
	Daniel L. Rosenband , Arvind, Modular scheduling of guarded atomic actions, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Achim Nohl , Gunnar Braun , Oliver Schliebusch , Rainer Leupers , Heinrich Meyr , Andreas Hoffmann, A universal technique for fast and flexible instruction-set architecture simulation, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Wei Qin , Subramanian Rajagopalan , Sharad Malik, A formal concurrency model based architecture description language for synthesis of software development tools, ACM SIGPLAN Notices, v.39 n.7, July 2004
	Mehrdad Reshadi , Prabhat Mishra , Nikil Dutt, Instruction set compiled simulation: a technique for fast and flexible instruction set simulation, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Oliver Schliebusch , A. Chattopadhyay , D. Kammler , G. Ascheid , R. Leupers , H. Meyr , Tim Kogel, A framework for automated and optimized ASIP implementation supporting multiple hardware description languages, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Hoonmo Yang , Moonkey Lee, Embedded Processor Validation Environment Using a Cycle-Accurate Retargetable Instruction-Set Simulator, The Journal of Supercomputing, v.33 n.1, p.19-32, July 2005
	Rodolfo Azevedo , Sandro Rigo , Marcus Bartholomeu , Guido Araujo , Cristiano Araujo , Edna Barros, The ArchC architecture description language and tools, International Journal of Parallel Programming, v.33 n.5, p.453-484, October 2005
	Maghsoud Abbaspour , Jianwen Zhu, Retargetable binary utilities, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Jianjiang Ceng , Weihua Sheng , Manuel Hohenauer , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Gunnar Braun, Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting, Journal of VLSI Signal Processing Systems, v.43 n.2-3, p.235-246, June 2006
	Prabhat Mishra , Aviral Shrivastava , Nikil Dutt, Architecture description language (ADL)-driven software toolkit generation for architectural exploration of programmable SOCs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.3, p.626-658, July 2006
	Mehrdad Reshadi , Nikil Dutt , Prabhat Mishra, A retargetable framework for instruction-set architecture simulation, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.431-452, May 2006
	Sanghyun Park , Eugene Earlie , Aviral Shrivastava , Alex Nicolau , Nikil Dutt , Yunheung Paek, Automatic generation of operation tables for fast exploration of bypasses in embedded processors, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
	Sandro Rigo , Marcio Juliato , Rodolfo Azevedo , Guido Araújo , Paulo Centoducatte, Teaching computer architecture using an architecture description language, Proceedings of the 2004 workshop on Computer architecture education: held in conjunction with the 31st International Symposium on Computer Architecture, June 19, 2004, Munich, Germany
	M. Poncino , Jianwen Zhu, DynamoSim: a trace-based dynamically compiled instruction set simulator, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.131-136, November 07-11, 2004
	Ashok Halambi , Peter Grun , Vijay Ganesh , Asheesh Khare , Nikil Dutt , Alex Nicolau, EXPRESSION: a language for architecture exploration through compiler/simulator retargetability, Proceedings of the conference on Design, automation and test in Europe, p.100-es, January 1999, Munich, Germany
	Gunnar Braun , Andreas Wieferink , Oliver Schliebusch , Rainer Leupers , Heinrich Meyr , Achim Nohl, Processor/Memory Co-Exploration on Multiple Abstraction Levels, Proceedings of the conference on Design, Automation and Test in Europe, p.10966, March 03-07, 2003
	Wei Qin , Sharad Malik, Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation, Proceedings of the conference on Design, Automation and Test in Europe, p.10556, March 03-07, 2003
	Prabhat Mishra , Ashok Halambi , Peter Grun , Nikil Dutt , Alex Nicolau , Hiroyuki Tomiyama, Automatic Modeling and Validation of Pipeline Specifications driven by an Architecture Description Language, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.458, January 07-11, 2002
	A. E. Doroshenko , D. V. Ragozin, Using Graph Models in Retargetable Optimizing Compilers for Microprocessors with VLIW Architectures, Cybernetics and Systems Analysis, v.39 n.2, p.192-211, March-April 2003
	Peter Grun , Ashok Halambi , Nikil Dutt , Alex Nicolau, RTGEN: An Algorithm for Automatic Generation of Reservation Tables from Architectural Descriptions, Proceedings of the 12th international symposium on System synthesis, p.44, November 01-04, 1999
	Shail Aditya , B. Ramakrishna Rau , Vinod Kathail, Automatic Architectural Synthesis of VLIW and EPIC Processors, Proceedings of the 12th international symposium on System synthesis, p.107, November 01-04, 1999
	Mehrdad Reshadi , Nikil Dutt, Generic Pipelined Processor Modeling and High Performance Cycle-Accurate Simulator Generation, Proceedings of the conference on Design, Automation and Test in Europe, p.786-791, March 07-11, 2005
	Carsten Gremzow, Compiled low-level virtual instruction set simulation and profiling for code partitioning and ASIP-synthesis in hardware/software co-design, Proceedings of the 2007 summer computer simulation conference, July 16-19, 2007, San Diego, California
	Oliver Schliebusch , A. Chattopadhyay , R. Leupers , G. Ascheid , H. Meyr , Mario Steinert , Gunnar Braun , Achim Nohl, RTL Processor Synthesis for Architecture Exploration and Implementation, Proceedings of the conference on Design, automation and test in Europe, p.30156, February 16-20, 2004
	Alexandro Baldassin , Paulo Centoducatte , Sandro Rigo , Daniel Casarotto , Luiz C. V. Santos , Max Schultz , Olinto Furtado, An open-source binary utility generator, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.2, p.1-17, April 2008
	B. Mei , B. Sutter , T. Aa , M. Wouters , A. Kanstein , S. Dupont, Implementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder, Journal of Signal Processing Systems, v.51 n.3, p.225-243, June 2008
	Deepak A. Mathaikutty , Sreekumar V. Kodakara , Ajit Dingankar , Sandeep K. Shukla , David J. Lilja, MMV: a metamodeling based microprocessor validation environment, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.4, p.339-352, April 2008
	Mehrdad Reshadi , Prabhat Mishra , Nikil Dutt, Hybrid-compiled simulation: An efficient technique for instruction-set architecture simulation, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.3, p.1-27, April 2009
	Rola Kassem , Mikaël Briday , Jean-Luc Béchennec , Yvon Trinquet , Guillaume Savaton, Instruction set simulator generation using HARMLESS, a new hardware architecture description language, Proceedings of the 2nd International Conference on Simulation Tools and Techniques, March 02-06, 2009, Rome, Italy