| System level fixed-point design based on an interpolative approach |
| Full text |
Pdf
(340 KB)
|
| Source
|
Annual ACM IEEE Design Automation Conference
archive
Proceedings of the 34th annual Design Automation Conference
table of contents
Anaheim, California, United States
Pages: 293 - 298
Year of Publication: 1997
ISBN:0-89791-920-3
|
|
Authors
|
|
Markus Willems
|
Institute for Integrated Systems in Signal Processing, Aachen University of Technology, Templergraben 55, 52056-Aachen, Germany
|
|
Volker Bürsgens
|
Institute for Integrated Systems in Signal Processing, Aachen University of Technology, Templergraben 55, 52056-Aachen, Germany
|
|
Holger Keding
|
Institute for Integrated Systems in Signal Processing, Aachen University of Technology, Templergraben 55, 52056-Aachen, Germany
|
|
Thorsten Grötker
|
Institute for Integrated Systems in Signal Processing, Aachen University of Technology, Templergraben 55, 52056-Aachen, Germany
|
|
Heinrich Meyr
|
Institute for Integrated Systems in Signal Processing, Aachen University of Technology, Templergraben 55, 52056-Aachen, Germany
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 3, Downloads (12 Months): 19, Citation Count: 24
|
|
|
ABSTRACT
The design process for fixed-point implementations eitherin software or in hardware requires a bit-true specificationof the algorithm in order to analyze quantization effectson an algorithmical level, abstracting from implementationaldetails.On the other hand, system design starts froma floating-point description into a fixed-point description becomesnecessary.Within this paper we present a tool thatallows an automated, interactive transformation from floating-pointANSI-C into a bit-true specification based ona new data type fixed that is introduced as an extensionto ANSI-C.The concept is rooted in a sophisticated datadependency analysis that allows to handle control structuresas well as pointers.It is part of the fixed-point designenvironment FRIDGE which includes an advanced simulatorthat covers the extended ANSI-C syntax as well astarget specific compilers which allow to generate efficientfixed-point implementations either for HW or for SW, startingfrom the bit-true algorithm specification.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Synopsys, Inc., 700 E. Middlefield Rd., Mountain View, CA 94043, USA, COSSAP User's Manual.
|
| |
2
|
Cadence Design Systems, 919 E. Hillsdale Blvd., Foster City, CA 94404, USA, SPW User's Manual.
|
| |
3
|
Mentor Graphics, 1001 Ridder Park Drive, San Jose, CA 95131, USA, DSP Station User's Manual.
|
| |
4
|
Angeles Systems, VANDA-Design Environment for DSP Systems, 1994.
|
| |
5
|
Mathworks Inc., SimuIinlc Reference Manual, Mar. 1996.
|
| |
6
|
J. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, "Ptolemy: A platform for heterogenous simulation and prototyping," in Proc. 1991 European Simulation Conf., (Copenhagen, Denmark), June 1991.
|
| |
7
|
S. Kim, K. Kum, and W. Sung, "Fixed-Point Optimization Utility for C and C++ Based Digital Signal Processing Programs," in Workshop on VLSI and Signal Processing '95, (Osaka), pp. 197-206, Nov. 1995.
|
| |
8
|
T. GrStker, E. Multhaup, and O. Mauss, "Evaluation of HW/SW Tradeoffs Using Behavioral Synthesis," in Proc. o} ICSPAT '96, (Boston), Oct. 1996.
|
| |
9
|
W. Sung and K. Kum, "Word-Length Determination and Scaling Software for a Signal Flow Block Diagram," in Proceedings o} ICASSP '9~, pp. II 457-460, Apr. 1994.
|
| |
10
|
Alta Group Inc., 555 N.Mathilda Ave., Sunnyvale,CA 94086, HDS User's Manual.
|
 |
11
|
Peter Zepter , Thorsten Grötker , Heinrich Meyr, Digital receiver design using VHDL generation from data flow graphs, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.228-233, June 12-16, 1995, San Francisco, California, United States
[doi> 10.1145/217474.217534]
|
| |
12
|
K. Louden, Programming Languages. Boston: PWS-KENT Publishing Company, 1994.
|
| |
13
|
M. Willems , V. Biirsgens , T. Grotker , H. Meyr, FRIDGE: An Interactive Code Generation Environment for HW/SW CoDesign, Proceedings of the 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '97) -Volume 1, p.287, April 21-24, 1997
|
| |
14
|
|
| |
15
|
M. Willems, V. Biirsgens, H. Keding, and H. Meyr, "Automatic Fixed-Point C-Code Generation From Floating-Point Programs," in Proc. Int. Conf. on Signal Processing AppIication and Technology, (San Diego), Sep. 1997. submitted for publication.
|
| |
16
|
|
| |
17
|
D. W. Knapp, Behavioral Synthesis. Prentice Hall, 1996.
|
CITED BY 24
|
|
Diederik Verkest , Joachim Kunkel , Frank Schirrmeister, System level design using C++, Proceedings of the conference on Design, automation and test in Europe, p.74-83, March 27-30, 2000, Paris, France
|
|
|
Holger Keding , Martin Coors , Olaf Lüthje , Heinrich Meyr, Fast bit-true simulation, Proceedings of the 38th conference on Design automation, p.708-713, June 2001, Las Vegas, Nevada, United States
|
|
|
|
|
|
|
|
|
H. Keding , M. Willems , M. Coors , H. Meyr, FRIDGE: a fixed-point design and simulation environment, Proceedings of the conference on Design, automation and test in Europe, p.429-435, February 23-26, 1998, Le Palais des Congrés de Paris, France
|
|
|
Daniel Menard , Daniel Chillet , François Charot , Olivier Sentieys, Automatic floating-point to fixed-point conversion for DSP code generation, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
|
|
|
|
|
|
Olaf Lüthje , Martin Coors , Holger Keding , Heinrich Meyr, A novel approach to code analysis of digital signal processing systems, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA
|
|
|
Patrick Schaumont , Serge Vernalde , Luc Rijnders , Marc Engels , Ivo Bolsens, A programming environment for the design of complex high speed ASICs, Proceedings of the 35th annual conference on Design automation, p.315-320, June 15-19, 1998, San Francisco, California, United States
|
|
|
|
|
|
|
|
|
Nobuhiro Doi , Takashi Horiyama , Masaki Nakanishi , Shinji Kimura, Minimization of fractional wordlength on fixed-point conversion for high-level synthesis, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.80-85, January 27-30, 2004, Yokohama, Japan
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
R. Cmar , L. Rijnders , P. Schaumont , S. Vernalde , I. Bolsens, A methodology and design environment for DSP ASIC fixed point refinement, Proceedings of the conference on Design, automation and test in Europe, p.56-es, January 1999, Munich, Germany
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|