Interface-based design

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Interface-based design

Full text

Pdf (81 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 34th annual Design Automation Conference table of contents

Anaheim, California, United States

Pages: 178 - 183

Year of Publication: 1997

ISBN:0-89791-920-3

Authors

James A. Rowson	Alta Group of Cadence Design Systems Inc.
Alberto Sangiovanni-Vincentelli	University of California at Berkeley

Sponsors

EDAC : Electronic Design Automation Consortium
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 8, Downloads (12 Months): 79, Citation Count: 84

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/266021.266060 What is a DOI?

ABSTRACT

A new system design methodology is proposed that separates communicationfrom behavior. To demonstrate the methodology weapplied it to a simple ATM design. Since verification is clearly amajor stumbling block for large system design, we focussed on theverification aspects of our methodology.In particular, a simulator was developed that is based on the communicationparadigm typical of our methodology. The simulatorgives substantial performance improvements without sacrificinguser access to detail.Finally, the potential for this methodology to improve verification,modeling and synthesis is explored.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Virtual Socket Interface (VSI) website: http://www.vsi.org
	2	Alberto L. Sangiovanni-Vincentelli , Patrick C. McGeer , Alexander Saldanha, Verification of electronic systems, Proceedings of the 33rd annual conference on Design automation, p.106-111, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240539]
	3	Gaetano Borriello, A New Interface Specification Methodology and, University of California at Berkeley, Berkeley, CA, 1988
	4	C. A. Wood , P. D. Gray , A. C. Kilgour, Experience with chisl, a configurable hierarchical interface specification language, Computer Graphics Forum, v.7 n.2, p.117-127, June 1988 [doi>10.1111/j.1467-8659.1988.tb00597.x]
	5	A. Seawright, F. Brewer, "Clairvoyant: A Synthesis System for Production-Based Specification," IEEE Trans. on VLSI Systems, vol. 2, pp 172-185, June 1994.
	6	L. Lavagno, A. Sangiovanni-Vincentelli, H. Hsieh, "Embedded System Co-Design," Hardware~Software Co- Design, pp. 213-242, Kluwer Academic Publishers, 1996.
	7	Johnny OEberg , Anshul Kumar , Ahmed Royal, Grammar-based Hardware Synthesis of Data Communication Protocols, Proceedings of the 9th international symposium on System synthesis, p.14, November 06-08, 1996
	8	Steven Vercauteren , Bill Lin , Hugo De Man, Constructing application-specific heterogeneous embedded architectures from custom HW/SW applications, Proceedings of the 33rd annual conference on Design automation, p.521-526, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240617]
	9	E.A. Lee, D. G. Messerschmitt, "Synchronous Data Flow," IEEE Proceedings, September, 1987.
	10	Paul A. Fishwick, Simulation Model Design and Execution: Building Digital Worlds, Prentice Hall PTR, Upper Saddle River, NJ, 1995
	11	J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, "Ptolemy: A Framework for Simulation nd Prototyping Heterogeneous Systems," Int. Journal of Computer Simulation, special issue on "Simulation Software Development," vol. 4, pp. 155-182, April, 1994.
	12	Massimilano Chiodo , Paolo Giusto , Attila Jurecska , Harry C. Hsieh , Alberto Sangiovanni-Vincentelli , Luciano Lavagno, Hardware-Software Codesign of Embedded Systems, IEEE Micro, v.14 n.4, p.26-36, August 1994 [doi>10.1109/40.296155]
	13	Claudionor J Coelho, Analysis and Synthesis of Concurrent Digital Systems Using Control-Flow Expressions, Stanford University, Stanford, CA, 1996
	14	Anoosh Hosseini , Dimitrios Mavroidis , Pavlos Konas, Code generation and analysis for the functional verification of micro processors, Proceedings of the 33rd annual conference on Design automation, p.305-310, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240574]
	15	Open Microprocessor Initiative web site: http ://www.omimo.be/index.htm
	16	Felice Balarin , Harry Hsieh , Attila Jurecska , Luciano Lavagno , Alberto Sangiovanni-Vincentelli, Formal verification of embedded systems based on CFSM networks, Proceedings of the 33rd annual conference on Design automation, p.568-571, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240626]

CITED BY 84

	Roberto Passerone , James A. Rowson , Alberto Sangiovanni-Vincentelli, Automatic synthesis of interfaces between incompatible protocols, Proceedings of the 35th annual conference on Design automation, p.8-13, June 15-19, 1998, San Francisco, California, United States
	Sungchan Kim , Chaeseok Im , Soonhoi Ha, Schedule-aware performance estimation of communication architecture for efficient design space exploration, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA
	Abhijit K. Deb , Johnny Öberg , Axel Jantsch, Control and communication performance analysis of embedded DSP systems in the MASIC methodology, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
	J.-Y. Brunel , E. A. de Kock , W. M. Kruijtzer , H. J. H. N. Kenter , W. J. M. Smits, Communication refinement in video systems on chip, Proceedings of the seventh international workshop on Hardware/software codesign, p.142-146, March 1999, Rome, Italy
	Marcello Lajolo , Anand Raghunathan , Sujit Dey , Luciano Lavagno , Alberto Sangiovanni-Vincentelli, A case study on modeling shared memory access effects during performance analysis of HW/SW systems, Proceedings of the 6th international workshop on Hardware/software codesign, p.117-121, March 15-18, 1998, Seattle, Washington, United States
	Kanishka Lahiri , Anand Raghunathan , Sujit Dey, Fast performance analysis of bus-based system-on-chip communication architectures, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.566-573, November 07-11, 1999, San Jose, California, United States
	Pai H. Chou , Gaetano Borriello, Synthesis and optimization of coordination controllers for distributed embedded systems, Proceedings of the 37th conference on Design automation, p.410-415, June 05-09, 2000, Los Angeles, California, United States
	Girish Varatkar , Radu Marculescu, Traffic analysis for on-chip networks design of multimedia applications, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	G. Martin, Design methodologies for system level IP, Proceedings of the conference on Design, automation and test in Europe, p.286-289, February 23-26, 1998, Le Palais des Congrés de Paris, France
	Ross B. Ortega , Gaetano Borriello, Communication synthesis for distributed embedded systems, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.437-444, November 08-12, 1998, San Jose, California, United States
	Andrew B. Kahng, Design technology productivity in the DSM era (invited talk), Proceedings of the 2001 conference on Asia South Pacific design automation, p.443-448, January 2001, Yokohama, Japan
	Sungjoo Yoo , Gabriela Nicolescu , Damien Lyonnard , Amer Baghdadi , Ahmed A. Jerraya, A generic wrapper architecture for multi-processor SoC cosimulation and design, Proceedings of the ninth international symposium on Hardware/software codesign, p.195-200, April 2001, Copenhagen, Denmark
	Gaetano Borriello , Luciano Lavagno , Ross B. Ortega, Interface synthesis: a vertical slice from digital logic to software components, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.693-695, November 08-12, 1998, San Jose, California, United States
	Ferid Gharsalli , Samy Meftali , Frédéric Rousseau , Ahmed A. Jerraya, Automatic generation of embedded memory wrapper for multiprocessor SoC, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	G. Nicolescu , S. Yoo , A. Jerraya, Mixed-level cosimulation for fine gradual refinement of communication in SoC design, Proceedings of the conference on Design, automation and test in Europe, p.754-759, March 2001, Munich, Germany
	David Sigüenza-Tortosa , Tapani Ahonen , Jari Nurmi, Issues in the development of a practical NoC: the Proteo concept, Integration, the VLSI Journal, v.38 n.1, p.95-105, October 2004
	Robert Siegmund , Dietmar Müller, A novel synthesis technique for communication controller hardware from declarative data communication protocol specifications, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Diederik Verkest , Joachim Kunkel , Frank Schirrmeister, System level design using C++, Proceedings of the conference on Design, automation and test in Europe, p.74-83, March 27-30, 2000, Paris, France
	Qiang Zhu , Akio Matsuda , Shinya Kuwamura , Tsuneo Nakata , Minoru Shoji, An object-oriented design process for system-on-chip using UML, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
	Dyson Wilkes , M. M. Kamal Hashmi, Application of high level interface-based design to telecommunications system hardware, Proceedings of the 36th ACM/IEEE conference on Design automation, p.778-783, June 21-25, 1999, New Orleans, Louisiana, United States
	Roman L. Lysecky , Frank Vahid , Tony D. Givargis, Techniques for reducing read latency of core bus wrappers, Proceedings of the conference on Design, automation and test in Europe, p.84-91, March 27-30, 2000, Paris, France
	Faraydon Karim , Anh Nguyen , Sujit Dey , Ramesh Rao, On-chip communication architecture for OC-768 network processors, Proceedings of the 38th conference on Design automation, p.678-683, June 2001, Las Vegas, Nevada, United States
	Roman L. Lysecky , Frank Vahid , Tony D. Givargis, Experiments with the peripheral virtual component interface, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain
	Christopher K. Lennard , Patrick Schaumont , Gjalt de Jong , Anssi Haverinen , Pete Hardee, Standards for system-level design: practical reality or solution in search of a question?, Proceedings of the conference on Design, automation and test in Europe, p.576-585, March 27-30, 2000, Paris, France
	Samar Abdi , Dongwan Shin , Daniel Gajski, Automatic communication refinement for system level design, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	James Shin Young , Josh MacDonald , Michael Shilman , Abdallah Tabbara , Paul Hilfinger , A. Richard Newton, Design and specification of embedded systems in Java using successive, formal refinement, Proceedings of the 35th annual conference on Design automation, p.70-75, June 15-19, 1998, San Francisco, California, United States
	Axel Jantsch , Shashi Kumar , Ahmed Hemani, A Metamodel for Studying Concepts in Electronic System Design, IEEE Design & Test, v.17 n.3, p.78-85, July 2000
	Daniel Karlsson , Petru Eles , Zebo Peng, Formal verification in a component-based reuse methodology, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
	Andreas Wieferink , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Tom Michiels , Achim Nohl , Tim Kogel, Retargetable generation of TLM bus interfaces for MP-SoC platforms, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA
	Wolfgang Müller , Wolfgang Rosenstiel , Jürgen Ruf, References, SystemC: methodologies and applications, Kluwer Academic Publishers, Norwell, MA, 2003
	David Hwang , Bo-Cheng Lai , Patrick Schaumont , Kazuo Sakiyama , Yi Fan , Shenglin Yang , Alireza Hodjat , Ingrid Verbauwhede, Design flow for HW / SW acceleration transparency in the thumbpod secure embedded system, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Xinping Zhu , Sharad Malik, A hierarchical modeling framework for on-chip communication architectures, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.663-671, November 10-14, 2002, San Jose, California
	Alessandro Fin , Franco Fummi , Graziano Pravadelli, Mixing ATPG and property checking for testing HW/SW interfaces, Proceedings of the 13th ACM Great Lakes symposium on VLSI, April 28-29, 2003, Washington, D. C., USA
	Tim Kogel , Malte Doerper , Andreas Wieferink , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Serge Goossens, A modular simulation framework for architectural exploration of on-chip interconnection networks, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA
	Marco Sgroi , Luciano Lavagno , Alberto Sangiovanni-Vincentelli, Formal Models for Embedded System Design, IEEE Design & Test, v.17 n.2, p.14-27, April 2000
	Axel Jantsch , Hannu Tenhunen, Will networks on chip close the productivity gap?, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
	Férid Gharsalli , Damien Lyonnard , Samy Meftali , Frédéric Rousseau , Ahmed A. Jerraya, Unifying memory and processor wrapper architecture in multiprocessor SoC design, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
	Jan M. Rabaey , Miodrag Potkonjak , Farinaz Koushanfar , Suet Fei Li , Tim Tuan, Challenges and opportunities in broadband and wireless communication designs, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Daniel D. Gajski , Frank Vahid , Sanjiv Narayan , Jie Gong, System-level exploration with SpecSyn, Proceedings of the 35th annual conference on Design automation, p.812-817, June 15-19, 1998, San Francisco, California, United States
	R. Siegmund , D. Müller, SystemCSV - an extension of SystemC for mixed multi-level communication modeling and interface-based system design, Proceedings of the conference on Design, automation and test in Europe, p.26-33, March 2001, Munich, Germany
	Roman Lysecky , Frank Vahid, Prefetching for improved bus wrapper performance in cores, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.1, p.58-90, January 2002
	Pieter van der Wolf , Erwin de Kock , Tomas Henriksson , Wido Kruijtzer , Gerben Essink, Design and programming of embedded multiprocessors: an interface-centric approach, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden
	Marcello Coppola , Stephane Curaba , Miltos D. Grammatikakis , Riccardo Locatelli , Giuseppe Maruccia , Francesco Papariello, OCCN: a NoC modeling framework for design exploration, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.2-3, p.129-163, February 2004
	Sungchan Kim , Chaeseok Im , Soonhoi Ha, Efficient exploration of on-chip bus architectures and memory allocation, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden
	Robert Siegmund , Dietmar Müller, Automatic Synthesis of Communication Controller Hardware from Protocol Specifications, IEEE Design & Test, v.19 n.4, p.84-95, July 2002
	Girish V. Varatkar , Radu Marculescu, On-chip traffic modeling and synthesis for MPEG-2 video applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.1, p.108-119, January 2004
	T. Marescaux , V. Nollet , J.-Y. Mignolet , A. Bartic , W. Moffat , P. Avasare , P. Coene , D. Verkest , S. Vernalde , R. Lauwereins, Run-time support for heterogeneous multitasking on reconfigurable SoCs, Integration, the VLSI Journal, v.38 n.1, p.107-130, October 2004
	Kanishka Lahiri , Anand Raghunathan , Sujit Dey, Efficient exploration of the SoC communication architecture design space, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Sungchan Kim , Chaeseok Im , Soonhoi Ha, Schedule-aware performance estimation of communication architecture for efficient design space exploration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.5, p.539-552, May 2005
	Faraydon Karim , Anh Nguyen , Sujit Dey, An Interconnect Architecture for Networking Systems on Chips, IEEE Micro, v.22 n.5, p.36-45, September 2002
	Ilkka Saastamoinen , David Sigüenza-Tortosa , Jari Nurmi, An IP-based on-chip packet-switched network, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
	Young-Su Kwon , Jae-Gon Lee , Chong-Min Kyung, Bandwidth tracing arbitration algorithm for mixed-clock SoC with dynamic priority adaptation, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.806-811, January 27-30, 2004, Yokohama, Japan
	Ian G. Harris, Fault Models and Test Generation for Hardware-Software Covalidation, IEEE Design & Test, v.20 n.04, p.40-47, January 2003
	Flávio R. Wagner , Wander O. Cesário , Luigi Carro , Ahmed A. Jerraya, Strategies for the integration of hardware and software IP components in embedded systems-on-chip, Integration, the VLSI Journal, v.37 n.4, p.223-252, September 2004
	Abhijit K. Deb , Axel Jantsch , Johnny Öberg, System design for DSP applications in transaction level modeling paradigm, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Sudeep Pasricha , Nikil Dutt , Mohamed Ben-Romdhane, Extending the transaction level modeling approach for fast communication architecture exploration, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Naoki Tomono , Shunitsu Kohara , Jumpei Uchida , Yuichiro Miyaoka , Nozomu Togawa , Masao Yanagisawa , Tatsuo Ohtsuki, A processor core synthesis system in IP-based SoC design, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Chun-Yao Wang , Shing-Wu Tung , Jing-Yang Jou, An automatic interconnection rectification technique for SoC design integration, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan
	Sudeep Pasricha , Nikil Dutt, COSMECA: application specific co-synthesis of memory and communication architectures for MPSoC, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
	Frederic Doucet , Sandeep Shukla , Rajesh Gupta, Structural component composition for system-level models, Formal methods and models for system design: a system level perspective, Kluwer Academic Publishers, Norwell, MA, 2004
	Christoph Stoermer , Anthony Rowe , Liam O'Brien , Chris Verhoef, Model-centric software architecture reconstruction, Software—Practice & Experience, v.36 n.4, p.333-363, April 2006
	Pai Chou , Ross Ortega , Ken Hines , Kurt Patridge , Gaetano Borriello, ipChinook: an integrated IP-based design framework for distributed embedded systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.44-49, June 21-25, 1999, New Orleans, Louisiana, United States
	Hayden Kwok-Hay So , Artem Tkachenko , Robert Brodersen, A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
	Alessandro Pinto , Alvise Bonivento , Allberto L. Sangiovanni-Vincentelli , Roberto Passerone , Marco Sgroi, System level design paradigms: Platform-based design and communication synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.3, p.537-563, July 2006
	Alessandro Pinto , Alvise Bonivento , Allberto L. Sangiovanni-Vincentelli , Roberto Passerone , Marco Sgroi, System level design paradigms: Platform-based design and communication synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.3, p.537-563, July 2006
	Philippe Coussy , Emmanuel Casseau , Pierre Bomel , Adel Baganne , Eric Martin, A formal method for hardware IP design and integration under I/O and timing constraints, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.1, p.29-53, February 2006
	P. Coussy , E. Casseau , P. Bomel , A. Baganne , E. Martin, Constrained algorithmic IP design for system-on-chip, Integration, the VLSI Journal, v.40 n.2, p.94-105, February, 2007
	Julien Schmaltz , Dominique Borrione, Towards a formal theory of on chip communications in the ACL2 logic, Proceedings of the sixth international workshop on the ACL2 theorem prover and its applications, August 15-16, 2006, Seattle, Washington
	Flávio R. Wagner , Wander Cesário , Ahmed A. Jerraya, Hardware/software IP integration using the ROSES design environment, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.3, p.17-es, July 2007
	Hayden Kwok-Hay So , Robert Brodersen, A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.2, p.1-28, February 2008
	Axel Jantsch , Shashi Kumar , Ahmed Hemani, The rugby model: a conceptual frame for the study of modelling, analysis and synthesis concepts of electronic systems, Proceedings of the conference on Design, automation and test in Europe, p.54-es, January 1999, Munich, Germany
	Bassam Tabbara , Enrica Filippi , Luciano Lavagno, Fast hardware-software co-simulation using VHDL models, Proceedings of the conference on Design, automation and test in Europe, p.64-es, January 1999, Munich, Germany
	Marcello Coppola , Stephane Curaba , Miltos Grammatikakis , Giuseppe Maruccia, IPSIM: SystemC 3.0 Enhancements for Communication Refinement, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20106, March 03-07, 2003
	Sudeep Pasricha , Nikil Dutt , Mohamed Ben-Romdhane, Fast exploration of bus-based communication architectures at the CCATB abstraction, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.2, p.1-32, February 2008
	Roman Lysecky , Frank Vahid , Tony Givargis , Rilesh Patel, Pre-Fetching for Improved Core Interfacing, Proceedings of the 12th international symposium on System synthesis, p.51, November 01-04, 1999
	Andreas Wieferink , Tim Kogel , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Gunnar Braun , Achim Nohl, A System Level Processor/Communication Co-Exploration Methodology for Multi-Processor System-on-Chip Platforms, Proceedings of the conference on Design, automation and test in Europe, p.21256, February 16-20, 2004
	Mirko Loghi , Federico Angiolini , Davide Bertozzi , Luca Benini , Roberto Zafalon, Analyzing On-Chip Communication in a MPSoC Environment, Proceedings of the conference on Design, automation and test in Europe, p.20752, February 16-20, 2004
	Walter Tibboel , Victor Reyes , Martin Klompstra , Dennis Alders, System-level design flow based on a functional reference for HW and SW, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
	Lovleen Bhatia , Jayesh Gaur , Praveen Tiwari , Raj S. Mitra , Sunil H. Matange, Leveraging semi-formal and sequential equivalence techniques for multimedia SOC performance validation, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
	Robertas Damaševičius , Vytautas Štuikys, Wrapping of Soft IPs for Interface-based Design Using Heterogeneous Metaprogramming, Informatica, v.14 n.1, p.3-18, January 2003
	Yousra Alkabani , Farinaz Koushanfar, Active control and digital rights management of integrated circuit IP cores, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA
	Krishna Sekar , Kanishka Lahiri , Anand Raghunathan , Sujit Dey, Dynamically configurable bus topologies for high-performance on-chip communication, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.10, p.1413-1426, October 2008
	Farhat Thabet , Philippe Coussy , Dominique Heller , Eric Martin, Exploration and Rapid Prototyping of DSP Applications using SystemC Behavioral Simulation and High-level Synthesis, Journal of Signal Processing Systems, v.56 n.2-3, p.167-186, September 2009
	Dominique Borrione , Amr Helmy , Laurence Pierre , Julien Schmaltz, A Generic Model for Formally Verifying NoC Communication Architectures: A Case Study, Proceedings of the First International Symposium on Networks-on-Chip, p.127-136, May 07-09, 2007