|
ABSTRACT
This paper examines the problem of statically analyzing the performance of embedded software. This problem is motivated by the increasing growth of embedded systems and a lack of appropriate analysis tools.We study different performance metrics that need tobe considered in this context and examine a range oftechniques that have been proposed for analysis. Verybroadly these can be classified into path analysis andsystem utilization analysis techniques. It is observedthat these are interdependent, and thus need to beconsidered together in any analysis framework.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
|
| |
2
|
|
 |
3
|
|
| |
4
|
|
| |
5
|
|
| |
6
|
|
| |
7
|
|
| |
8
|
Yerang Hur , Young Hyun Bae , Sung-Soo Lim , Sung-Kwan Kim , Byung-Do Rhee , Sang Lyul Min , Chang Yun Park , Minsuk Lee , Heonshik Shin , Chong Sang Kim, Worst case timing analysis of RISC processors: R3000/R3010 case study, Proceedings of the 16th IEEE Real-Time Systems Symposium (RTSS '95), p.308, December 05-07, 1995
|
| |
9
|
|
| |
10
|
Chang-Gun Lee , J. Hahn , Sang Lyul Min , R. Ha , Seongsoo Hong , Chang Yun Park , Minsuk Lee , Chong Sang Kim, Analysis of cache-related preemption delay in fixed-priority preemptive scheduling, Proceedings of the 17th IEEE Real-Time Systems Symposium (RTSS '96), p.264, December 04-06, 1996
|
| |
11
|
Y.-T. S. Li. P~fo~,~~ A~O,~, of E,~b~dd~d Software. PhD thesis, Princeton University, 1997. In preparation.
|
| |
12
|
|
| |
13
|
|
| |
14
|
|
| |
15
|
A. K. Mok, P. Amerasinghe, M. Chen, and K. Tantisirivat. Evaluating tight execution time bounds of programs by annotations. In Proceedings of the 6th IEEE Workshop on Real-Time Operating Systems and Software, pages 74-80, May 1989.
|
 |
16
|
Todd C. Mowry , Monica S. Lam , Anoop Gupta, Design and evaluation of a compiler algorithm for prefetching, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.62-73, October 12-15, 1992, Boston, Massachusetts, United States
|
| |
17
|
K. Narasimhan and K. Nilsen. Portable execution time analysis for RISC processors. In Proceedings of ACM PLDI Workshop on Language, Compiler, and Tool Support for Real-Time Systems, pages L1-L10, June 1994.
|
| |
18
|
|
| |
19
|
|
| |
20
|
|
| |
21
|
V. Rustagi and D. B. Whalley. Calculating minimum and maximum loop iterations. Technical report, Computer Science Department, Florida State University, May 1994.
|
| |
22
|
L. Sha, R. Rajkumar, and S. S. Sathaye. Generalized rate-monotonic scheduling theory: A framework for developing real-time systems. In Proceedings of the IEEE, pages 68-82, January 1994.
|
| |
23
|
|
| |
24
|
K. G. Shin and P. Ramanathan. Real-time computing: A new discipline of computer science and engineering. In Proceedings of the IEEE, pages 6-24, January 1994.
|
 |
25
|
|
 |
26
|
David A. Wood , Mark D. Hill , R. E. Kessler, A model for estimating trace-sample miss ratios, Proceedings of the 1991 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.79-89, May 21-24, 1991, San Diego, California, United States
|
| |
27
|
|
CITED BY 26
|
|
|
|
|
Marcello Lajolo , Anand Raghunathan , Sujit Dey , Luciano Lavagno , Alberto Sangiovanni-Vincentelli, A case study on modeling shared memory access effects during performance analysis of HW/SW systems, Proceedings of the 6th international workshop on Hardware/software codesign, p.117-121, March 15-18, 1998, Seattle, Washington, United States
|
|
|
|
|
|
|
|
|
|
|
|
G. Beltrame , C. Brandolese , W. Fornaciari , F. Salice , D. Sciuto , V. Trianni, Modeling assembly instruction timing in superscalar architectures, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
|
|
|
Ali Dasdan , Dinesh Ramanathan , Rajesh K. Gupta, Rate derivation and its applications to reactive, real-time embedded systems, Proceedings of the 35th annual conference on Design automation, p.263-268, June 15-19, 1998, San Francisco, California, United States
|
|
|
Kanishka Lahiri , Anand Raghunathan , Sujit Dey, Fast performance analysis of bus-based system-on-chip communication architectures, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.566-573, November 07-11, 1999, San Jose, California, United States
|
|
|
|
|
|
Alain Pegatoquet , Emmanuel Gresset , Michel Auguin , Luc Bianco, Rapid development of optimized DSP code from a high level description through software estimations, Proceedings of the 36th ACM/IEEE conference on Design automation, p.823-826, June 21-25, 1999, New Orleans, Louisiana, United States
|
|
|
|
|
|
Jwahar R. Bammi , Wido Kruijtzer , Luciano Lavagno , Edwin Harcourt , Mihai T. Lazarescu, Software performance estimation strategies in a system-level design tool, Proceedings of the eighth international workshop on Hardware/software codesign, p.82-86, May 2000, San Diego, California, United States
|
|
|
|
|
|
|
|
|
Hoon Choi , Jong-Sun Kim , Chi-Won Yoon , In-Cheol Park , Seung Ho Hwang , Chong-Min Kyung, Synthesis of Application Specific Instructions for Embedded DSP Software, IEEE Transactions on Computers, v.48 n.6, p.603-614, June 1999
|
|
|
|
|
|
|
|
|
Xin Li , Jan Lukoschus , Marian Boldt , Michael Harder , Reinhard von Hanxleden, An Esterel processor with full preemption support and its worst case reaction time analysis, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
H. Posadas , F. Herrera , P. Sánchez , E. Villar , F. Blasco, System-Level Performance Analysis in SystemC, Proceedings of the conference on Design, automation and test in Europe, p.10378, February 16-20, 2004
|
|
|
|
|
|
|
|
|
|
|