Tools and methodologies for low power design

ABSTRACT

Designing for low power has becomeincreasingly important in a wide variety ofapplications, including wireless telephony, mobilecomputing, high performance computing, and highspeed networking. Despite reductions in powersupply voltages, power consumption continues to riseand demands increased support from EDA tools andmethodologies. Various tools have emerged toaddress different levels of the power problem, yetconventional methodologies often focus on the lowleverage aspects. This paper will survey existingcommercial tools used in low power design andpresent them in the context of an architecture focusedlow power design methodology.

REFERENCES

• 1: CORPORATE Inc. Intel, Components quality/reliability handbook, Intel Corporation, Santa Clara, CA, 1987
• 2: Lance A. Glasser , Daniel W. Dobberpuhl, The design and analysis of VLSI circuits, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
• 3: Epic Design Technology's PowerMill, http ://www.epic.com/products.html
• 4: Avanti's ADM, http ://www.anagraminc.com/products/index.html
• 5: Epic Design Technology's AMPS, http ://www.epic.com/products.html
• 6: Epic Design Technology's RailMill, http ://www.epic.com/products.html
• 7: Simplex's Thunder & Ligthning, http ://www. simplex.com/ng/products/tnl
• 8: Mentor's QuickPower, http://www.mentorg.com
• 9: Sente's WattWatcher/Gate, http ://www.powereda.com/wwinfo.htm
• 10: Synopys's DesignPower http ://www. synopsys.com/products/power/power_ds.htm 1#2
• 11: Synopsys' Power Compiler, http ://www. synopsys.com/products/power/power_ds.htm 1#3
• 12: D. Singh, J. Rabaey, M. Pedram, F. Catthoor, S. Rajgopal, N. Sehgal, T. Mozdzen, "Power-conscious CAD tools and methodologies: a perspective," in Proceedings of the IEEE, pp. 570-594, April 1995.
• 13: Paul E. Landman , Jan M. Rabaey, Architectural power analysis: the dual bit type method, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.173-187, June 1995 [doi>10.1109/92.386219]
• 14: Nand Kumar , Srinivas Katkoori , Leo Rader , Ranga Vemuri, Profile-Driven Behavioral Synthesis for Low-Power VLSI Systems, IEEE Design & Test, v.12 n.3, p.70-84, September 1995 [doi>10.1109/MDT.1995.466383]
• 15: Sente's WattWatcher/Architect, http ://www.powereda.com/wwinfo.htm
• 16: A. Chandrakasan, M. Potkonjak, R. M ehra, J. Rabaey, and R. Brodersen, "Optimizing Power Using Transformations", IEEE Transactions on CAD of Integrated Circuits and Systems, pp. 12-31, January 1995.
• 17: R. Mehra, J. Rabaey, "Behavioral Level Power Estimation and Exploration", Proceedings of the 1994 International Workshop on Low Power Design, pp. 197- 202.
• 18: David Lidsky , Jan M. Rabaey, Early power exploration—a World Wide Web application, Proceedings of the 33rd annual conference on Design automation, p.27-32, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240523]
• 19: Paul Landman , Renu Mehra , Jan M. Rabaey, An Integrated CAD Environment for Low-Power Design, IEEE Design & Test, v.13 n.2, p.72-82, June 1996 [doi>10.1109/54.500202]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.0 General
          Subjects: Data communications

General Terms:
Design, Performance, Theory