Synthesis of speed-independent circuits from STG-unfolding segment

ABSTRACT

This paper presents a novel technique for synthesis of speed-independentcircuits. It is based on partial order representation ofthe state graph called STG-unfolding segment. The new methoduses approximation technique to speed up the synthesis process.The method is illustrated on the basic implementation architecture.Experimental results demonstrating its efficiency are presented anddiscussed.

REFERENCES

• 1: T.A. Chu. Synthesis of Self-Timed VLSI Circuits ~'om Graphtheoretic Specifications. PhD thesis, MIT, 1987.
• 2: J. Cortadella et. al. Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers. In Proc. of the 11 th Conf. Design of Integrated Circuits and Systems, pages 205-210, Barcelona, Spain, November 1996.
• 3: Michael Kishinevsky , Alex Kondratyev , Alexander Taubin , Victor Varshavsky , Alex Yakovlev , Eric Napelbaum , Olga Reva, Concurrent hardware: the theory and practice of self-timed design, John Wiley & Sons, Inc., New York, NY, 1994
• 4: Kenneth L. McMillan, Symbolic Model Checking, Kluwer Academic Publishers, Norwell, MA, 1993
• 5: Toshiyuki Miyamoto , Sadatoshi Kumagai, An Efficient Algorithm for Deriving Logic Functions of Asynchronous Circuits, Proceedings of the 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.30, March 18-21, 1996
• 6: Enric Pastor , Oriol Roig , Jordi Cortadella , Alex Kondratyev, Structural Methods for the Synthesis of Speed-Independent Circuits, Proceedings of the 1996 European conference on Design and Test, p.340, March 11-14, 1996
• 7: Wolfgang Reisig, Petri nets: an introduction, Springer-Verlag New York, Inc., New York, NY, 1985
• 8: Leonid Ya. Rosenblum , Alexandre Yakovlev, Signal Graphs: From Self-Timed to Timed Ones, International Workshop on Timed Petri Nets, p.199-206, July 01-03, 1985
• 9: A. Semenov and A. Yakovlev. Event-based framework for verification of high-level models of asynchronous circuits. Technical Report 487, University of Newcastle upon Tyne, 1994.
• 10: E.M Sentovich et. al. SIS: A system for sequential circuit synthesis. Memorandum No. UCB/ERL M92/41, University of California, Berkeley, 1992.
• 11: A. Yakovlev. Designing control logic for counterflow pipeline processor using petri nets. Technical Report 522, University of Newcastle upon Tyne, 1995.
• 12: Ch. Ykman-Couvreur, B. Lin, and H. DeMan. ASSASSIN: A synthesis system for asynchronous control circuits. Reference manual, IMEC, 1995.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

  G. Mathematics of Computing
  G.2 DISCRETE MATHEMATICS

General Terms:
Algorithms, Design, Experimentation, Measurement, Performance, Theory