Datapath scheduling with multiple supply voltages and level converters

ABSTRACT

We present an algorithm called MOVER (Multiple Operating Voltage Energy Reduction) to minimize datapath energy dissipation through use of multiple supply voltages. In a single voltage design, the critical path length, clock period, and number of control steps limit minimization of voltage and power. Multiple supply voltages permit localized voltage reductions to take up remaining schedule slack. MOVER initially finds one minimum voltage for an entire datapath. It then determines a second voltage for operations where there is still schedule slack. New voltages con be introduced and minimized until no schedule slack remains. MOVER was exercised for a variety of DSP datapath examples. Energy savings ranged from 0% to 50% when comparing dual to single voltage results. The benefit of going from two to three voltages never exceeded 15%. Power supply costs are not reflected in these savings, but a simple analysis shows that energy savings can be achieved even with relatively inefficient DC-DC converters. Datapath resource requirements were found to vary greatly with respect to number of supplies. Area penalties ranged from 0% to 170%. Implications of multiple voltage design for IC layout and power supply requirements are discussed.

REFERENCES

• 1: CHANDRAKASAN, A. P., ET AL. 1995. Optimizing power using transformations. IEEE Trans. Computer-Aided Des. Integr. Circuits and Syst. 14, 1 (January), 12-31.
• 2: CHANDRAKASAN, A. P, ALLMON, R., STRATAKOS, A., AND BRODERSEN, R. W 1994. Design of portable systems. In Proceedings of the Custom Integrated Circuits Conference (1994),259- 266.
• 3: J. Chang , M. Pedram, Energy minimization using multiple supply voltages, Proceedings of the 1996 international symposium on Low power electronics and design, p.157-162, August 12-14, 1996, Monterey, California, United States
• 4: Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
• 5: Catherine H. Gebotys , Mohamed I. Elmasry, Optimal VLSI architectural synthesis: area, performance and testability, Kluwer Academic Publishers, Norwell, MA, 1992
• 6: GEBOTYS, C.g. 1995. An ILP model for simultaneous scheduling and partitioning for low power system mapping. Technical Report, Univ. of Waterloo (April).
• 7: Laurence Goodby , Alex Orailoglu , Paul M. Chau, Microarchitectural Synthesis of Performance-Constrained, Low-Power VLSI Designs, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.323-326, October 10-12, 1994
• 8: Mark C. Johnson , Kaushik Roy, Optimal Selection of Supply Voltages and Level Conversions During Data Path Scheduling Under Resource Constraints, Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors, p.72-77, October 07-09, 1996
• 9: Nand Kumar , Srinivas Katkoori , Leo Rader , Ranga Vemuri, Profile-Driven Behavioral Synthesis for Low-Power VLSI Systems, IEEE Design & Test, v.12 n.3, p.70-84, September 1995 [doi>10.1109/MDT.1995.466383]
• 10: Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
• 11: Anand Raghunathan , Niraj K. Jha, Behavioral Synthesis for low Power, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.318-322, October 10-12, 1994
• 12: Anand Raghunathan , Niraj K. Jha, An iterative improvement algorithm for low power data path synthesis, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.597-602, November 05-09, 1995, San Jose, California, United States
• 13: Salil Raje , Majid Sarrafzadeh, Variable voltage scheduling, Proceedings of the 1995 international symposium on Low power design, p.9-14, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224084]
• 14: RAO, D. S. 1992. The fifth order elliptic wave filter benchmark. Benchmark set: HL- Synth92, http://www.cbl.ncsu.edu/www/CBL_Docs/Bench.htm.
• 15: Raul San Martin , John P. Knight, Power-profiler: optimizing ASICs power consumption at the behavioral level, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.42-47, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217504]
• 16: STRATAKOS, A.J. 1994. High-efficiencey low-voltage DC-DC conversion for portable applications. In Proceedings of the International Workshop on Low Power Design (1994).
• 17: Kimiyoshi Usami , Mark Horowitz, Clustered voltage scaling technique for low-power design, Proceedings of the 1995 international symposium on Low power design, p.3-8, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224083]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.1 Design
          Subjects: Data-path design

Additional Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.2 Design Aids
          Subjects: Optimization

  G. Mathematics of Computing
  G.1 NUMERICAL ANALYSIS
      G.1.6 Optimization
          Subjects: Integer programming

General Terms:
Algorithms, Design

Keywords:
DSP, datapath scheduling, high-level synthesis, level conversion, low power design, multiple voltage, power optimization, scheduling