DAISY: dynamic compilation for 100% architectural compatibility

ABSTRACT

Although VLIW architectures offer the advantages of simplicity of design and high issue rates, a major impediment to their use is that they are not compatible with the existing software base. We describe new simple hardware features for a VLIW machine we call DAISY (Dynamically Architected Instruction Set from Yorktown). DAISY is specifically intended to emulate existing architectures, so that all existing software for an old architecture (including operating system kernel code) runs without changes on the VLIW. Each time a new fragment of code is executed for the first time, the code is translated to VLIW primitives, parallelized and saved in a portion of main memory not visible to the old architecture, by a Virtual Machine Monitor (software) residing in read only memory. Subsequent executions of the same fragment do not require a translation (unless cast out). We discuss the architectural requirements for such a VLIW, to deal with issues including self-modifying code, precise exceptions, and aggressive reordering of memory references in the presence of strong MP consistency and memory mapped I/O. We have implemented the dynamic parallelization algorithms for the PowerPC architecture. The initial results show high degrees of instruction level parallelism with reasonable translation overhead and memory usage.

REFERENCES

• 1: Joel Auslander , Matthai Philipose , Craig Chambers , Susan J. Eggers , Brian N. Bershad, Fast, effective dynamic compilation, Proceedings of the ACM SIGPLAN 1996 conference on Programming language design and implementation, p.149-159, May 21-24, 1996, Philadelphia, Pennsylvania, United States
• 2: J.P. Buzen and U.O. Gagliardi. The Evolution of Virtual Machine Architecture National Computer Conference, pp.291-299, 1973.
• 3: Robert F. Cmelik , David Keppel, Shade: A Fast Instruction Set Simulator for Execution Profiling, Sun Microsystems, Inc., Mountain View, CA, 1993
• 4: Thomas M. Conte , Sumedh W. Sathaye, Dynamic rescheduling: a technique for object code compatibility in VLIW architectures, Proceedings of the 28th annual international symposium on Microarchitecture, p.208-218, November 29-December 01, 1995, Ann Arbor, Michigan, United States
• 5: K. Ebeio~lu, Some Design Ideas for a VLIWArchitecture for Sequential-Natured Software, In Parallel Processing (Proceedings of IFIP WG 10.3 Working Conference on Parallel Processing), edited by M. Cosnard et al., pp. 3-21, North Holland. Available at http ://www. research, ibm. com/vliw
• 6: K. Ebcio~glu and E.R. Altman, DAISY: Compilation for 100% Architectural Compatibility, Report No. RC 20538, IBM T.J. Watson Research Center. Available at http : //www.watson. ibm. corn: 8080
• 7: K. Ebci0~lu, E.R. A/~nan, and E. Hokenek, A JAVA ILP Machine Based on Fast Dynamic Compilation, Proceedings of (IEEE MASCOTS) International Workshop on Security and Efficiency Aspects of Java, Eilat, Israel, January 9-10, 1997, Available at http ://www. watson, ibm. com: 8080
• 8: K. Ebeio~,lu and R. Groves, Some Global Compiler Optimizations and Architectural Features for Improving the Performance of Superscalars, Report No. RC 16145, IBM T.J. Watson Research Center. Available at http : //www. research, ibm. com/vliw
• 9: Manoj Franklin , Mark Smotherman, A fill-unit approach to multiple instruction issue, Proceedings of the 27th annual international symposium on Microarchitecture, p.162-171, November 30-December 02, 1994, San Jose, California, United States [doi>10.1145/192724.192748]
• 10: T.R. Halfhill, Emulation: RISC's Secret Weapon BYTE, April 1994.
• 11: W.M.Hwu VLIW... b it For Real This Time? Keynote Speech in MICRO-27, November 1994. The foils are currently in: http ://american. cs. ucdavis, edu/Micro27
• 12: V. Kathail, M. Seh}ansker, and B.R. Rau, HPL PlayDoh Architecture Specification Version 1.0, Technical report HPL-93-80, Hewlett-Packard Laboratories, Technical Publications Department, 1501 Page Mill Road, Palo Alto, CA 94304, Feb. 1994.
• 13: Scott A. Mahlke , William Y. Chen , Wen-mei W. Hwu , B. Ramakrishna Rau , Michael S. Schlansker, Sentinel scheduling for VLIW and superscalar processors, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.238-247, October 12-15, 1992, Boston, Massachusetts, United States
• 14: S. W. Melvin , M. C. Shebanow , Y. N. Patt, Hardware support for large atomic units in dynamically scheduled machines, Proceedings of the 21st annual workshop on Microprogramming and microarchitecture, p.60-63, November 28-December 02, 1988, San Diego, California, United States
• 15: Soo-Mook Moon , Kemal Ebcioğlu, An efficient resource-constrained global scheduling technique for superscalar and VLIW processors, Proceedings of the 25th annual international symposium on Microarchitecture, p.55-71, December 01-04, 1992, Portland, Oregon, United States
• 16: M. Moudgill, J.H. Moreno, K. Ebcio/glu, E.R. Altman, S.K. Chen, and A. Polyak, Compiler/Architecture Interaction in a Tree-Based VLlWProcessor, Report No. RC 20694, IBM T.J. Watson Research Center. Available at http://www, watson, ibm. com: 8080.
• 17: Ravi Nair , Martin E. Hopkins, Exploiting instruction level parallelism in processors by caching scheduled groups, Proceedings of the 24th annual international symposium on Computer architecture, p.13-25, June 01-04, 1997, Denver, Colorado, United States
• 18: B. Ramakrishna Rau, Dynamically scheduled VLIW processors, Proceedings of the 26th annual international symposium on Microarchitecture, p.80-92, December 01-03, 1993, Austin, Texas, United States
• 19: Eric Rotenberg , Steve Bennett , James E. Smith, Trace cache: a low latency approach to high bandwidth instruction fetching, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.24-35, December 02-04, 1996, Paris, France
• 20: Gabriel M. Silberman , Kemal Ebcioglu, An Architectural Framework for Supporting Heterogeneous Instruction-Set Architectures, Computer, v.26 n.6, p.39-56, June 1993 [doi>10.1109/2.214441]
• 21: Gabriel M. Silberman , Kemal Ebcioğlu, An architectural framework for migration from CISC to higher performance platforms, Proceedings of the 6th international conference on Supercomputing, p.198-215, July 19-24, 1992, Washington, D. C., United States [doi>10.1145/143369.143410]
• 22: Richard L. Sites , Anton Chernoff , Matthew B. Kirk , Maurice P. Marks , Scott G. Robinson, Binary translation, Communications of the ACM, v.36 n.2, p.69-81, Feb. 1993 [doi>10.1145/151220.151227]
• 23: T. ThompsonAn Atpha in PC Clothing BYTE, February 1996.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.0 GENERAL
      Subjects: Instruction set design (e.g., RISC, CISC, VLIW)

Additional Classification:
  C. Computer Systems Organization

  F. Theory of Computation
  F.1 COMPUTATION BY ABSTRACT DEVICES
      F.1.2 Modes of Computation
          Subjects: Parallelism and concurrency

  G. Mathematics of Computing
  G.4 MATHEMATICAL SOFTWARE
      Subjects: Algorithm design and analysis

General Terms:
Algorithms, Design, Measurement, Performance, Theory

Keywords:
binary translation, dynamic compilation, instruction-level parallelism, object code compatible VLIW, superscalar