Performance analysis of tree VLIW architecture for exploiting branch ILP in non-numerical code

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Performance analysis of tree VLIW architecture for exploiting branch ILP in non-numerical code

Full text

Pdf (1.39 MB)

Source

International Conference on Supercomputing archive
Proceedings of the 11th international conference on Supercomputing table of contents

Vienna, Austria

Pages: 301 - 308

Year of Publication: 1997

ISBN:0-89791-902-5

Authors

Soo-Mook Moon	School of Electrical Engineering, Seoul National University, Seoul 151-742, Korea
Kemal Ebcioğlu	IBM T. J. Watson Research Center, P.O. Box 218, Yorktown Heights, NY

Sponsor

SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 13, Downloads (12 Months): 24, Citation Count: 4

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/263580.263653 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	K. Ebcioglu. Some Design Ideas for a VLIW Architecture for Sequential Natured Software. In M. Cosnard et al., editor, Parallel Processing, pages 3-21. North Holland, April 1988.
	2	S.-M. Moon. Increasing Instruction-Level Parallelism through Multi-way Branching. In Proceedings of 1999 international Conference on Parallel Processing, pages 2:241-245, Aug 1993.
	3	IBM. A Special Issue on IBM RISC System/6000. IBM Jou. of Res. and Dev., 34(1), Jan 1990.
	4	Tom Asprey , Gregory S. Averill , Eric DeLano , Russ Mason , Bill Weiner , Jeff Yetter, Performance Features of the PA7100 Microprocessor, IEEE Micro, v.13 n.3, p.22-35, May 1993 [doi>10.1109/40.216746]
	5	Richard L. Sites, Alpha AXP architecture, Communications of the ACM, v.36 n.2, p.33-44, Feb. 1993 [doi>10.1145/151220.151226]
	6	Joseph A. Fisher, Very Long Instruction Word architectures and the ELI-512, Proceedings of the 10th annual international symposium on Computer architecture, p.140-150, June 13-17, 1983, Stockholm, Sweden
	7	Soo-Mook Moon , Kemal Ebcioğlu, Parallelizing nonnumerical code with selective scheduling and software pipelining, ACM Transactions on Programming Languages and Systems (TOPLAS), v.19 n.6, p.853-898, Nov. 1997 [doi>10.1145/267959.269966]
	8	Robert P. Colwell , Robert P. Nix , John J. O'Donnell , David B. Papworth , Paul K. Rodman, A VLIW architecture for a trace Scheduling Compiler, IEEE Transactions on Computers, v.37 n.8, p.967-979, August 1988 [doi>10.1109/12.2247]
	9	Soo-Mook Moon , Scott D. Carson, Generalized Multiway Branch Unit for VLIW Microprocessors, IEEE Transactions on Parallel and Distributed Systems, v.6 n.8, p.850-862, August 1995 [doi>10.1109/71.406961]
	10	B. Chappell, S. Schuster, T. Chappell, and K. Ebcioglu. Virtual Multi-Port RAM. U.S. Patent No. 5204841, 1993.

CITED BY 4

	Suhyun Kim , Soo-Mook Moon , Jinpyo Park , Kemal Ebcioglu, Unroll-Based Copy Elimination for Enhanced Pipeline Scheduling, IEEE Transactions on Computers, v.51 n.9, p.977-994, September 2002
	Soo-Mook Moon , Kemal Ebcioğlu, Parallelizing nonnumerical code with selective scheduling and software pipelining, ACM Transactions on Programming Languages and Systems (TOPLAS), v.19 n.6, p.853-898, Nov. 1997
	Madhu Mutyam , Feihui Li , Vijaykrishnan Narayanan , Mahmut Kandemir , Mary Jane Irwin, Compiler-directed thermal management for VLIW functional units, ACM SIGPLAN Notices, v.41 n.7, July 2006
	Suhyun Kim , Soo-Mook Moon, Rotating register allocation with multiple rotating branches, Proceedings of the 22nd annual international conference on Supercomputing, June 07-12, 2008, Island of Kos, Greece