|
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
A. Someren and C. Atack: "The ARM RISO Chip", Addison-Wesley Publishing Company, 1993.
|
| |
2
|
|
| |
3
|
S. Malhi and P. Chatterjee: "IV microsystems-Scaling on schedule for personal communications", IEEE Circuits and Devices, vol. 10, no. 2, pp. 13-17, Mar. 1994.
|
| |
4
|
Y. Otaguro: "Design of a low-power RISC processor for embedded applications", Technical Report of IEICE, ICD95-60, Jun. 1995 (in Japanese).
|
| |
5
|
T. Enomoto: "Low-power CMOS and GaAs digital design for inultimedia LSIs", Technical Report of IEIGE, ICD95-69, Aug. 1995 (in Japanese).
|
| |
6
|
S. Horiguchi, T. Tsukahara, and H. Fukuda: "Lowpower LSI circuit technologies for portable terminal equipment", IEICE Trans. Electronics, vol. E78-C, no. 12, pp. 1655-1667, Dec. 1995.
|
| |
7
|
S. Shigematsu, S. Mutoh, and Y. Maistjya: "Power management technique for I-V LSIs using embeflth,cl processor", in Proc. tEEE Custom Intt:!iluted (Ji~vuil,,i Conference, pp. 111-114, May 1996.
|
| |
8
|
G. C. Cardarilli, M. Salmeri, A. Salsano, att~l O. Simonelli: "Bus architecture for low-power VLSI cligilal circuit.s", in Proc. IEEE lnt'l Syrup. Oirc.uils and Sys. terns, pp. 4.21-4.24, May 1996.
|
| |
9
|
S. Iwata, T. Shimizu, J. Korematu, K. Dosaka~ I{. Tsubota, and K. Saitoh: "Porformance (;valtlati(~u o{' a-microprocessor with on-chip DRAM arid lligll Inuz~lwidth internal bus", in Proc. IEEE Custom Inlcgralcd Circuits Conference, pp. 269-272, May 1996.
|
| |
10
|
T. Sllimizu, J. Korematu, M. Satotl, H. Ko,ul~), S. Iwata, K. Sawai, N. Okl,mura, K. lshimi, Y. Nakanl~l~), M. Kuman()ya, K. Dosaka, A. Yalnazaki, Y, A.jic~ka, l l. Tsubota, Y. Nonomura, T. Urabe, J. Hinata, at~(i l(. Saitoll: "A multimedia 32b RJSC microl)ro('(,ssc)r wil ii 16Ml) DRAM", in IEEE ISSGC Digest of Technical i~a. pets, FP13.4, Feb. 1996.
|
| |
11
|
Y. Yamagata, T. Ishibashi, Y. Sano, Y. K()ga, M. Yoshida, and A. Sugo: "32-I)it R.IS(~ nlicrocolll,n)ll(,r V853", NEC Technical Journal, w)l. d9, no,3, {31). 55 60, Apr. 1996.
|
| |
12
|
|
CITED BY 24
|
|
|
|
|
Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Selective instruction compression for memory energy reduction in embedded systems, Proceedings of the 1999 international symposium on Low power electronics and design, p.206-211, August 16-17, 1999, San Diego, California, United States
|
|
|
Haris Lekatsas , Jörg Henkel , Wayne Wolf, Code compression for low power embedded system design, Proceedings of the 37th conference on Design automation, p.294-299, June 05-09, 2000, Los Angeles, California, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Haris Lekatsas , Jörg Henkel , Srimat Chakradhar , Venkata Jakkula , Murugan Sankaradass, CoCo: a hardware/software platform for rapid prototyping of code compression technologies, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|