Low power data processing by elimination of redundant computations

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Low power data processing by elimination of redundant computations

Full text

Pdf (868 KB)

Source

International Symposium on Low Power Electronics and Design archive
Proceedings of the 1997 international symposium on Low power electronics and design table of contents

Monterey, California, United States

Pages: 259 - 264

Year of Publication: 1997

ISBN:0-89791-903-3

Authors

Mir Azam	Department of Electrical and Computer Engineering, North Carolina State University, Box 7911, Raleigh, NC
Paul Franzon	Department of Electrical and Computer Engineering, North Carolina State University, Box 7911, Raleigh, NC
Wentai Liu	Department of Electrical and Computer Engineering, North Carolina State University, Box 7911, Raleigh, NC

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 12, Citation Count: 13

Additional Information:

references cited by collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/263272.263348 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Anantha P. Chandrakasan , Robert W. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publishers, Norwell, MA, 1995
	2	A.bdellatif Bellaouar , Mohamed I. Elmasry , Jonathan Allen, Low-Power Digital VLSI Design Circuits and Systems, Kluwer Academic Publishers, Norwell, MA, 1995
	3	Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994 [doi>10.1109/92.335012]
	4	Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design: a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
	5	Tse-Yu Yeh , Yale N. Patt, Alternative implementations of two-level adaptive branch prediction, Proceedings of the 19th annual international symposium on Computer architecture, p.124-134, May 19-21, 1992, Queensland, Australia
	6	John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
	7	Samuel P. Harbison, An architectural alternative to optimizing compilers, Proceedings of the first international symposium on Architectural support for programming languages and operating systems, p.57-65, March 01-03, 1982, Palo Alto, California, United States
	8	Samuel Pollock Harbison, III, A computer architecture for the dynamic optimization of high-level language programs, 1980
	9	Andrew S. Huang , John P. Shen, A limit study of local memory requirements using value reuse profiles, Proceedings of the 28th annual international symposium on Microarchitecture, p.71-81, November 29-December 01, 1995, Ann Arbor, Michigan, United States
	10	M. Lipasti, C. B. Wilkerson, and J. P. Shen, "Value locality and load value prediction," in Computer Architecture News, vol. 24, pp. 138-147, October 1996.
	11	Mikko H. Lipasti , John Paul Shen, Exceeding the dataflow limit via value prediction, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.226-237, December 02-04, 1996, Paris, France
	12	Stephen E. Richardson, Caching Function Results: Faster Arithmetic by Avoiding Unnecessary Computation, Sun Microsystems, Inc., Mountain View, CA, 1992
	13	H.-D. }bin, A. Anesko, and B. Petryna, "A 14gops programmable motion estimator for h.26x video coding," in IEI?,13 international Solid State Circuits Conference, pp. 246-247, February 199{1,

CITED BY 13

	G. Surendra , S. Banerjee , S. K. Nandy, On the effectiveness of flow aggregation in improving instruction reuse in network processing applications, International Journal of Parallel Programming, v.31 n.6, p.469-487, December 2003
	David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, ACM SIGARCH Computer Architecture News, v.28 n.2, p.83-94, May 2000
	Carlos Molina , Antonio González , Jordi Tubella, Dynamic removal of redundant computations, Proceedings of the 13th international conference on Supercomputing, p.474-481, June 20-25, 1999, Rhodes, Greece
	David Brooks , Margaret Martonosi, Value-based clock gating and operation packing: dynamic strategies for improving processor power and performance, ACM Transactions on Computer Systems (TOCS), v.18 n.2, p.89-126, May 2000
	Lode Nachtergaele , Vivek Tiwari , Nikil Dutt, System and architecture-level power reduction of microprocessor-based communication and multi-media applications, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Carlos Alvarez , Jesus Corbal , Mateo Valero, Fuzzy Memoization for Floating-Point Multimedia Applications, IEEE Transactions on Computers, v.54 n.7, p.922-927, July 2005
	Xueqi Cheng , Michael S. Hsiao, Region-level approximate computation reuse for power reduction in multimedia applications, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA
	Gokhan Memik , Mahmut T. Kandemir , Arindam Mallik, Load elimination for low-power embedded processors, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA
	Shrirang M. Yardi , Michael S. Hsiao , Thomas L. Martin , Dong S. Ha, Quality-Driven Proactive Computation Elimination for Power-Aware Multimedia Processing, Proceedings of the conference on Design, Automation and Test in Europe, p.340-345, March 07-11, 2005
	Mafijul Md. Islam , Magnus Själander , Per Stenström, Early detection and bypassing of trivial operations to improve energy efficiency of processors, Microprocessors & Microsystems, v.32 n.4, p.183-196, June, 2008
	G. Surendra , Subhasis Banerjee , S. K. Nandy, Instruction Reuse in SPEC, media and packet processing benchmarks: A comparative study of power, performance and related microarchitectural optimizations, Journal of Embedded Computing, v.2 n.1, p.15-34, January 2006
	Byung-Soo Choi , Jun-Dong Cho, Partial resolution for redundant operation table, Microprocessors & Microsystems, v.32 n.2, p.79-94, March, 2008
	Syed Suhaib , Deepak A. Mathaikutty , Sandeep K. Shukla, A trace-based framework for verifiable GALS composition of IPs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.9, p.1176-1186, September 2008

Collaborative Colleagues:

Mir Azam: colleagues

Paul Franzon: colleagues

Wentai Liu: colleagues

Adobe Acrobat

QuickTime

Windows Media Player

Real Player