ACM Home Page
Please provide us with feedback. Feedback
Exploiting the locality of memory references to reduce the address bus energy
Full text PdfPdf (933 KB)
Source International Symposium on Low Power Electronics and Design archive
Proceedings of the 1997 international symposium on Low power electronics and design table of contents
Monterey, California, United States
Pages: 202 - 207  
Year of Publication: 1997
ISBN:0-89791-903-3
Authors
Enric Musoll  Dept. of Computer Arch., Univ. Politècnica de Catalunya, Barcelona, Spain and National Semiconductor Corp., Santa Clara, CA
Tomás Lang  Dept. of Elec. and Comp. Eng., Univ. of California at Irvine, Irvine, CA
Jordi Cortadella  Dept. of Computer Arch., Univ. Politècnica de Catalunya, Barcelona, Spain
Sponsors
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 1,   Downloads (12 Months): 10,   Citation Count: 20
Additional Information:

references   cited by   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/263272.263334
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
 
3
 
4
 
5
P.E. Landman and J.M. Rabaey. Activity-sensitive architectural power analysis. IEEE Trans. on GAD, 15(6).'571-587, June 1996.
 
6
12. Lin and S. Kwatra. An adaptive algorithm for motion compensated colour image coding. IEEE Globecom, 1984.
 
7
E. Musoll, T. Lang, and 3. Cortadella. Exploiting the locality of memory references to reduce the address bus energy. Technical Report UPC-DAC~1996-60, ftp://ftp.ac.upc.es/pub/reports/DAC/ 1996{UPO-DAC-1996-60.ps.Z, Dept. of Computer Architecture, Polytechnic Univ. of Catalonia, December 1996.
 
8
C.A. Neugebauer and 1%.O. Carlson. Comparison of wafer scale integration with VLSI packaging approaches. IEEE Trans. on Components, Hybrids, and Manufacturing Technology, pages 184-189, June 1987.
 
9
 
10
 
11
 
12

CITED BY  20
Collaborative Colleagues:
Enric Musoll: colleagues
Tomás Lang: colleagues
Jordi Cortadella: colleagues