International Symposium on Low Power Electronics and Designarchive Proceedings of the 1997 international symposium on Low power electronics and design table of contents
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
1
K.K. Chan and C.Y. Tsui. Exploring the power consumption of different motion estimation architectures for video compression. Proceedings of IEEE ISGAS'97, June 1997.
2
K. M. Yang et al. A family of vlsi designs for the motion compensation block-matching algorithm. IEEE Trans. on Circuits and Systems, 36(10):1317-1325, Oct. 1989.
3
Masayuld Mizuno el. al. A 1.5w single-chip MPEG MP@ML encoder with low-power motion estimation and clocking. Proceedings of IEEE ISSCC, pages 256--257, Feb. 1997.
4
Q. Wu et al. Statistical design of macro-models for rtlevel power estimation. Proceedings of ASP-DAC, pages 523-528, Feb. 1997.
Zhong L. He and Ming L. Lion. Reducing hardware complexity of motion estimation algorithms using truncated pixels. Proceedings of IEEE ISCAS'97, June 1997.
7
P. Landman J. Rabaey. Power estimation for high level synthesis. Proceedings Thv European Conference on Design Automation, pages 361-6, 1993.
8
N. Demassieux P. Pirsch and W. Gehrke. Vlsi architectures for video compression---a survey. Proceedings of IEEE, (2):220-246, Feb. 1995.
9
Telenor R&D. H.263 simulator based on the thinS. Technical report, 1996.