Analytical energy dissipation models for low-power caches

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Analytical energy dissipation models for low-power caches

Full text

Pdf (839 KB)

Source

International Symposium on Low Power Electronics and Design archive
Proceedings of the 1997 international symposium on Low power electronics and design table of contents

Monterey, California, United States

Pages: 143 - 148

Year of Publication: 1997

ISBN:0-89791-903-3

Authors

Milind B. Kamble	Department of Computer Science, State University of New York, Binghamton, NY
Kanad Ghose	Department of Computer Science, State University of New York, Binghamton, NY

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 11, Downloads (12 Months): 34, Citation Count: 100

Additional Information:

references cited by collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/263272.263310 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	ERB+ 95	John H. Edmondson , Paul I. Rubinfeld , Peter J. Bannon , Bradley J. Benschneider , Debra Bernstein , Ruben W. Castelino , Elizabeth M. Cooper , Daniel E. Dever , Dale R. Donchin , Timothy C. Fischer , Anil K. Jain , Shekhar Mehta , Jeanne E. Meyer , Ronald P. Preston , Vidya Rajagopalan , Chandrasekhara Somanathan , Scott A. Taylor , Gilbert M. Wolrich, Internal organization of the Alpha 21164, a 300-MHz 64-bit quad-issue CMOS RISC microprocessor, Digital Technical Journal, v.7 n.1, p.119-135, Jan. 1995
	Intel 96	Intel Corporation, Pentium-Pro data book, 1996.
	JBD+ 93	3"ouppi, N., et al., "A 300-MHz 115-W 32-b Bipolar ECL Microprocessor", in IEEE Journal of Solid-State Circuits, Nov. 1993, pp. 1152-1165.
	KaGh 97	M. B. Kamble , K. Ghose, Energy-Efficiency of VLSI Caches: A Comparative Study, Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications, p.261, January 04-07, 1997
	Larus 96	Larus, J., "SHM: A MIPS 2000 Simulator", available form Univ. W'm., CS ftp si~.
	Mon 96	Montanaro, J. et al., "A 160 MHz, 32b 0.5 W CMOS RISC Microprocessor", in IEEE ISSCC 1996 Digest of Papors, 1996.
	Ro 96	Rogers, A., "CL-.SPIM: A Cycle Level Simulator for the MIPS 2000", available form Univ. Wis., CS ftp site,
	Smith 82	Alan Jay Smith, Cache Memories, ACM Computing Surveys (CSUR), v.14 n.3, p.473-530, Sept. 1982 [doi>10.1145/356887.356892]
	StBu 95	Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995 [doi>10.1109/92.365453]
	SuDe 95	Ching-Long Su , Alvin M. Despain, Cache design trade-offs for power and performance optimization: a case study, Proceedings of the 1995 international symposium on Low power design, p.63-68, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224093]
	WeEs 93	Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design: a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
	Wijo 94	Wilton, S. E., and 3"ouppi, N.,"An Enhanced Access and Cycle Time Model for On-Chip Caches", DEC WRL Research Report 93/5, July 1994

CITED BY 100

	Bryan Ackland , Chris Nicol, High performance DSPs - what's hot and what's not?, Proceedings of the 1998 international symposium on Low power electronics and design, p.1-6, August 10-12, 1998, Monterey, California, United States
	Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, ACM SIGARCH Computer Architecture News, v.29 n.2, p.240-251, May 2001
	Paolo D'Alberto , Alexandru Nicolau , Alexander Veidenbaum , Rajesh Gupta, Static analysis of parameterized loop nests for energy efficient use of data caches, Compilers and operating systems for low power, Kluwer Academic Publishers, Norwell, MA, 2003
	Koji Inoue , V. G. Moshnyaga , K. Murakami, A history-based I-cache for low-energy multimedia applications, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
	Wen-Tsong Shiue , Chaitali Chakrabarti, Memory exploration for low power, embedded systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.140-145, June 21-25, 1999, New Orleans, Louisiana, United States
	R. Iris Bahar , Gianluca Albera , Srilatha Manne, Power and performance tradeoffs using various caching strategies, Proceedings of the 1998 international symposium on Low power electronics and design, p.64-69, August 10-12, 1998, Monterey, California, United States
	L. Salvemini , M. Sami , D. Sciuto , C. Silvano , V. Zaccaria , R. Zafalon, A methodology for the efficient architectural exploration of energy-delay trade-offs for embedded systems, Proceedings of the 2003 ACM symposium on Applied computing, March 09-12, 2003, Melbourne, Florida
	Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, United States
	Data memory design and exploration for low-power embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.4, p.553-568, October 2001
	Luca Benini , Giovanni De Micheli, System-level power optimization: techniques and tools, Proceedings of the 1999 international symposium on Low power electronics and design, p.288-293, August 16-17, 1999, San Diego, California, United States
	I. Kadayif , M. Kandemir , U. Sezer, An integer linear programming based approach for parallelizing applications in On-chip multiprocessors, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Soontae Kim , N. Vijaykrishnan , Mahmut Kandemir , Anand Sivasubramaniam , Mary Jane Irwin, Partitioned instruction cache architecture for energy efficiency, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.2, p.163-185, May 2003
	Luca Benini , Luca Macchiarulo , Alberto Macii , Massimo Poncino, Layout-driven memory synthesis for embedded systems-on-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.2, p.96-105, April 2002
	Johnson Kin , Chunho Lee , William H. Mangione-Smith , Miodrag Potkonjak, Power efficient mediaprocessors: design space exploration, Proceedings of the 36th ACM/IEEE conference on Design automation, p.321-326, June 21-25, 1999, New Orleans, Louisiana, United States
	Chunho Lee , Johnson Kin , Miodrag Potkonjak , William H. Mangione-Smith, Designing power efficient hypermedia processors, Proceedings of the 1999 international symposium on Low power electronics and design, p.276-278, August 16-17, 1999, San Diego, California, United States
	Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, A framework for dynamic energy efficiency and temperature management, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.202-213, December 2000, Monterey, California, United States
	Jayaprakash Pisharath , Alok Choudhary, An integrated approach to reducing power dissipation in memory hierarchies, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
	Rajeev Balasubramonian , David Albonesi , Alper Buyuktosunoglu , Sandhya Dwarkadas, Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.245-257, December 2000, Monterey, California, United States
	William Fornaciari , Donatella Sciuto , Cristina Silvano , Vittorio Zaccaria, A design framework to efficiently explore energy-delay tradeoffs, Proceedings of the ninth international symposium on Hardware/software codesign, p.260-265, April 2001, Copenhagen, Denmark
	Timothy Sherwood , Brad Calder , Joel Emer, Reducing cache misses using hardware and software page placement, Proceedings of the 13th international conference on Supercomputing, p.155-164, June 20-25, 1999, Rhodes, Greece
	Jouml;rg Henkel , Yanbing Li, Energy-conscious HW/SW-partitioning of embedded systems: a case study on an MPEG-2 encoder, Proceedings of the 6th international workshop on Hardware/software codesign, p.23-27, March 15-18, 1998, Seattle, Washington, United States
	David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
	Yanbing Li , Jörg Henkel, A framework for estimating and minimizing energy dissipation of embedded HW/SW systems, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
	Sari L. Coumeri , Donald E. Thomas, Memory modeling for system synthesis, Proceedings of the 1998 international symposium on Low power electronics and design, p.179-184, August 10-12, 1998, Monterey, California, United States
	Kanishka Lahiri , Anand Raghunathan , Sujit Dey, Fast system-level power profiling for battery-efficient system design, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado
	N. Vijaykrishnan , M. Kandemir , M. J. Irwin , H. S. Kim , W. Ye, Energy-driven integrated hardware-software optimizations using SimplePower, ACM SIGARCH Computer Architecture News, v.28 n.2, p.95-106, May 2000
	Daniele Folegnani , Antonio González, Energy-effective issue logic, ACM SIGARCH Computer Architecture News, v.29 n.2, p.230-239, May 2001
	G. Chen , R. Shetty , M. Kandemir , N. Vijaykrishnan , M. J. Irwin , M. Wolczko, Tuning garbage collection for reducing memory system energy in an embedded java environment, ACM Transactions on Embedded Computing Systems (TECS), v.1 n.1, p.27-55, November 2002
	Luca Benini , Alberto Macii , Massimo Poncino, Energy-aware design of embedded memories: A survey of technologies, architectures, and optimization techniques, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.1, p.5-32, February 2003
	Hojun Shim , Yongsoo Joo , Yongseok Choi , Hyung Gyu Lee , Naehyuck Chang, Low-energy off-chip SDRAM memory systems for embedded applications, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.1, p.98-130, February 2003
	David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, ACM SIGARCH Computer Architecture News, v.28 n.2, p.83-94, May 2000
	G. Esakkimuthu , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, Memory system energy (poster session): influence of hardware-software optimizations, Proceedings of the 2000 international symposium on Low power electronics and design, p.244-246, July 25-27, 2000, Rapallo, Italy
	Peter Petrov , Alex Orailoglu, Data cache energy minimizations through programmable tag size matching to the applications, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
	Keith I. Farkas , Jason Flinn , Godmar Back , Dirk Grunwald , Jennifer M. Anderson, Quantifying the energy consumption of a pocket computer and a Java virtual machine, ACM SIGMETRICS Performance Evaluation Review, v.28 n.1, p.252-263, June 2000
	Yanbing Li , Jörg Henkel, A framework for estimation and minimizing energy dissipation of embedded HW/SW systems, Proceedings of the 35th annual conference on Design automation, p.188-193, June 15-19, 1998, San Francisco, California, United States
	Jung-Hoon Lee , Seh-Woong Jeong , Shin-Dug Kim , Charles Weems, A banked-promotion translation lookaside buffer system, Journal of Systems Architecture: the EUROMICRO Journal, v.47 n.14-15, p.1065-1078, August 2002
	Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Synthesis of application-specific memories for power optimization in embedded systems, Proceedings of the 37th conference on Design automation, p.300-303, June 05-09, 2000, Los Angeles, California, United States
	Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy
	Hang-Sheng Wang , Li-Shiuan Peh , Sharad Malik, A Power Model for Routers: Modeling Alpha 21364 and InfiniBand Routers, IEEE Micro, v.23 n.1, p.26-35, January 2003
	S. Kim , N. Vijaykrishnan , M. Kandemir , A. Sivasubramaniam , M. J. Irwin , E. Geethanjali, Power-aware partitioned cache architectures, Proceedings of the 2001 international symposium on Low power electronics and design, p.64-67, August 2001, Huntington Beach, California, United States
	Nam Sung Kim , Todd Austin , Trevor Mudge , Dirk Grunwald, Challenges for architectural level power modeling, Power aware computing, Kluwer Academic Publishers, Norwell, MA, 2002
	Peter Petrov , Alex Orailoglu, Energy frugal tags in reprogrammable I-caches for application-specific embedded processors, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado
	N. Vijaykrishnan , Mahmut Kandemir , Mary Jane Irwin , Hyun Suk Kim , Wu Ye , David Duarte, Evaluating Integrated Hardware-Software Optimizations Using a Unified Energy Estimation Framework, IEEE Transactions on Computers, v.52 n.1, p.59-76, January 2003
	Osman S. Unsal , Raksit Ashok , Israel Koren , C. Mani Krishna , Csaba Andras Moritz, Cool-Cache: A compiler-enabled energy efficient data caching framework for embedded/multimedia processors, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.3, p.373-392, August 2003
	Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , Sharad Malik, Orion: a power-performance simulator for interconnection networks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
	K. Masselos , F. Catthoor , C. E. Goutis , H. Deman, Combined Application of Data Transfer and Storage Optimizing Transformations and Subword Parallelism Exploitation for Power Consumption and Execution Time Reduction in VLIW Multimedia Processors, Journal of VLSI Signal Processing Systems, v.37 n.1, p.53-73, May 2004
	I. Kadayif , M. Kandemir , G. Chen , N. Vijaykrishnan , M. J. Irwin , A. Sivasubramaniam, Compiler-directed high-level energy estimation and optimization, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.4, p.819-850, November 2005
	Park Jung-Wook , Kim Cheong-Ghil , Lee Jung-Hoon , Kim Shin-Dug, An energy efficient cache memory architecture for embedded systems, Proceedings of the 2004 ACM symposium on Applied computing, March 14-17, 2004, Nicosia, Cyprus
	Victor De La Luz , Ismail Kadayif , Mahmut Kandemir , Uger Sezer, Access Pattern Restructuring for Memory Energy, IEEE Transactions on Parallel and Distributed Systems, v.15 n.4, p.289-303, April 2004
	Victor Delaluz , Mahmut Kandemir , N. Vijaykrishnan , Anand Sivasubramaniam , Mary Jane Irwin, Hardware and Software Techniques for Controlling DRAM Power Modes, IEEE Transactions on Computers, v.50 n.11, p.1154-1173, November 2001
	S. Kim , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, Energy-efficient instruction cache using page-based placement, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA
	Kavel M. Büyüksahin , Priyadarsan Patra , Farid N. Najm, ESTIMA: an architectural-level power estimator for multi-ported pipelined register files, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	W. Ye , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, The design and use of simplepower: a cycle-accurate energy estimation tool, Proceedings of the 37th conference on Design automation, p.340-345, June 05-09, 2000, Los Angeles, California, United States
	Zhigang Hu , Stefanos Kaxiras , Margaret Martonosi, Let caches decay: reducing leakage energy via exploitation of cache generational behavior, ACM Transactions on Computer Systems (TOCS), v.20 n.2, p.161-190, May 2002
	Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Increasing Energy Efficiency of Embedded Systems by Application-Specific Memory Hierarchy Generation, IEEE Design & Test, v.17 n.2, p.74-85, April 2000
	G. Chen , M. Kandemir , H. Saputra , M. J. Irwin, Exploiting bank locality in multi-bank memories, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA
	Giovanni Beltrame , Gianluca Palermo , Donatella Sciuto , Cristina Silvano, Plug-in of power models in the StepNP exploration platform: analysis of power/performance trade-offs, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA
	A. Parikh , Soontae Kim , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Instruction Scheduling for Low Power, Journal of VLSI Signal Processing Systems, v.37 n.1, p.129-149, May 2004
	Bingxiong Xu , David H. Albonesi, Runtime Reconfiguration Techniques for Efficient General-Purpose Computation, IEEE Design & Test, v.17 n.1, p.42-52, January 2000
	Jung-Hoon Lee , Shin-Dug Kim , Charles Weems, Application-adaptive intelligent cache memory system, ACM Transactions on Embedded Computing Systems (TECS), v.1 n.1, p.56-78, November 2002
	Hamid Reza Zarandi , Hamid Sarbazi-Azad, Hierarchical Binary Set Partitioning in Cache Memories, The Journal of Supercomputing, v.31 n.2, p.185-202, December 2004
	Koji Inoue, Energy-security tradeoff in a secure cache architecture against buffer overflow attacks, ACM SIGARCH Computer Architecture News, v.33 n.1, March 2005
	Chia-Lin Yang , Chien-Hao Lee, HotSpot cache: joint temporal and spatial locality exploitation for i-cache energy reduction, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA
	Krishna V. Palem , Rodric M. Rabbah , Vincent J. Mooney, III , Pinar Korkmaz , Kiran Puttaswamy, Design space optimization of embedded memory systems via data remapping, ACM SIGPLAN Notices, v.37 n.7, July 2002
	Ismail Kadayif , Mahmut Kandemir , Guilin Chen , Ozcan Ozturk , Mustafa Karakoy , Ugur Sezer, Optimizing Array-Intensive Applications for On-Chip Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.16 n.5, p.396-411, May 2005
	Mariagiovanna Sami , Donatella Sciuto , Cristina Silvano , Vittorio Zaccaria, Power exploration for embedded VLIW architectures, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Jung-Hoon Lee , Gi-Ho Park , Sung-Bae Park , Shin-Dug Kim, A selective filter-bank TLB system, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	Peter Petrov , Alex Orailoglu, Low-power data memory communication for application-specific embedded processors, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
	Johnson Kin , Munish Gupta , William H. Mangione-Smith, Filtering Memory References to Increase Energy Efficiency, IEEE Transactions on Computers, v.49 n.1, p.1-15, January 2000
	Jörg Henkel , Yanbing Li, Avalanche: an environment for design space exploration and optimization of low-power embedded systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.4, p.454-468, August 2002
	Joel Coburn , Srivaths Ravi , Anand Raghunathan, Power emulation: a new paradigm for power estimation, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Eun Jung Kim , Greg M. Link , Ki Hwan Yum , N. Vijaykrishnan , Mahmut Kandemir , Mary J. Irwin , Chita R. Das, A Holistic Approach to Designing Energy-Efficient Cluster Interconnects, IEEE Transactions on Computers, v.54 n.6, p.660-671, June 2005
	Giuseppe Ascia , Vincenzo Catania , Maurizio Palesi , Davide Patti, A system-level framework for evaluating area/performance/power trade-offs of VLIW-based embedded systems, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Huiyang Zhou , Mark C. Toburen , Eric Rotenberg , Thomas M. Conte, Adaptive mode control: A static-power-efficient cache design, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.3, p.347-372, August 2003
	Paolo D'Alberto , Alexandru Nicolau , Alexander Veidenbaum , Rajesh Gupta, Line Size Adaptivity Analysis of Parameterized Loop Nests for Direct Mapped Data Cache, IEEE Transactions on Computers, v.54 n.2, p.185-197, February 2005
	H. S. Kim , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Characterization of memory energy behavior, Workload characterization of emerging computer applications, Kluwer Academic Publishers, Norwell, MA, 2001
	Mahesh Mamidipaka , Kamal Khouri , Nikil Dutt , Magdy Abadir, IDAP: A Tool for High Level Power Estimation of Custom Array Structures, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.113, November 09-13, 2003
	Afrin Naz , Krishna Kavi , Mehran Rezaei , Wentong Li, Making a case for split data caches for embedded applications, ACM SIGARCH Computer Architecture News, v.34 n.1, March 2006
	Luca Benini , Giovanni de Micheli, System-level power optimization: techniques and tools, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.115-192, April 2000
	N. Vijaykrishnan , M. Kandemir , S. Kim , S. Tomar , A. Sivasubramaniam , M. J. Irwin, Energy behavior of java applications from the memory perspective, Proceedings of the Java^TM Virtual Machine Research and Technology Symposium on Java^TM Virtual Machine Research and Technology Symposium, p.23-23, April 23-24, 2001, Monterey, California
	G. Chen , Mahmut T. Kandemir , Narayanan Vijaykrishnan , Mary Jane Irwin , Mario Wolczko, Adaptive Garbage Collection for Battery-Operated Environments, Proceedings of the 2nd Java™ Virtual Machine Research and Technology Symposium, p.1-12, August 01-02, 2002
	Ozcan Ozturk , Mahmut Kandemir, ILP-Based energy minimization techniques for banked memories, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.3, p.1-40, July 2008
	Afrin Naz , Krishna Kavi , JungHwan Oh , Pierfrancesco Foglia, Reconfigurable split data caches: a novel scheme for embedded systems, Proceedings of the 2007 ACM symposium on Applied computing, March 11-15, 2007, Seoul, Korea
	Ja Chun Ku , Serkan Ozdemir , Gokhan Memik , Yehea Ismail, Thermal management of on-chip caches through power density minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.5, p.592-604, May 2007
	Ja Chun Ku , Serkan Ozdemir , Gokhan Memik , Yehea Ismail, Thermal Management of On-Chip Caches Through Power Density Minimization, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.283-293, November 12-16, 2005, Barcelona, Spain
	José L. Ayala , Marisa López-Vallejo, Integrating functional and power simulation in embedded systems design, Journal of Embedded Computing, v.1 n.3, p.325-340, August 2005
	Wen-Tsong Shiue , Chaitali Chakrabarti, Memory Design and Exploration for Low Power, Embedded Systems, Journal of VLSI Signal Processing Systems, v.29 n.3, p.167-178, November 2001
	Gianluca Palermo , Cristina Silvano , Vittorio Zaccaria, Power-Performance System-Level Exploration of a MicroSPARC2-Based Embedded Architecture, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20182, March 03-07, 2003
	M. Kandemir , I. Kolcu , W. Zhang, Implementation and Evaluation of an On-Demand Parameter-Passing Strategy for Reducing Energy, Proceedings of the conference on Design, Automation and Test in Europe, p.11058, March 03-07, 2003
	Kapil Vaswani , Matthew J. Thazhuthaveetil , Y. N. Srikant, A Programmable Hardware Path Profiler, Proceedings of the international symposium on Code generation and optimization, p.217-228, March 20-23, 2005
	Yong-Ha Park , Hoi-Jun Yoo , Jeonghoon Kook, Embedded DRAM (eDRAM) Power-Energy Estimation for System-on-a-chip (SoC) Applications, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.625, January 07-11, 2002
	Tohru Ishihara , Farzan Fallah, A Way Memoization Technique for Reducing Power Consumption of Caches in Application Specific Integrated Processors, Proceedings of the conference on Design, Automation and Test in Europe, p.358-363, March 07-11, 2005
	Manish Verma , Lars Wehmeyer , Peter Marwedel, Cache-Aware Scratchpad Allocation Algorithm, Proceedings of the conference on Design, automation and test in Europe, p.21264, February 16-20, 2004
	Yongsoo Joo , Youngjin Cho , Donghwa Shin , Jaehyun Park , Naehyuck Chang, An energy characterization platform for memory devices and energy-aware data compression for multilevel-cell flash memory, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.3, p.1-29, July 2008
	Mohammad Ali Ghodrat , Kanishka Lahiri , Anand Raghunathan, Accelerating system-on-chip power analysis using hybrid power estimation, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
	Van Bui , Boyana Norris , Kevin Huck , Lois Curfman McInnes , Li Li , Oscar Hernandez , Barbara Chapman, A component infrastructure for performance and power modeling of parallel scientific applications, Proceedings of the 2008 compFrame/HPC-GECO workshop on Component based high performance, October 16-17, 2008, Karlsruhe, Germany
	Juan L. Aragón , Alexander V. Veidenbaum, Optimizing CAM-based instruction cache designs for low-power embedded systems, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.12, p.1155-1163, December, 2008
	Afrin Naz , Krishna Kavi , Wentong Li , Philip Sweany, Tiny split data-caches make big performance impact for embedded applications, Journal of Embedded Computing, v.2 n.2, p.207-219, April 2006
	Vincenzo Catania , Maurizio Palesi , Davide Patti, Reducing complexity of multiobjective design space exploration in VLIW-based embedded systems, ACM Transactions on Architecture and Code Optimization (TACO), v.5 n.2, p.1-33, August 2008
	Bert Geelen , Vissarion Ferentinos , Francky Catthoor , Spyridon Toulatos , Gauthier Lafruit , Thanos Stouraitis , Rudy Lauwereins , Diederik Verkest, Exploiting Varying Resource Requirements in Wavelet-based Applications in Dynamic Execution Environments, Journal of Signal Processing Systems, v.56 n.2-3, p.125-139, September 2009

Collaborative Colleagues:

Milind B. Kamble: colleagues

Kanad Ghose: colleagues

Adobe Acrobat

QuickTime

Windows Media Player

Real Player