ACM Home Page
Please provide us with feedback. Feedback
Techniques for low energy software
Full text PdfPdf (570 KB)
Source International Symposium on Low Power Electronics and Design archive
Proceedings of the 1997 international symposium on Low power electronics and design table of contents
Monterey, California, United States
Pages: 72 - 75  
Year of Publication: 1997
ISBN:0-89791-903-3
Authors
Huzefa Mehta  Equator Technologies, Cambell, CA
Robert Michael Owens  Department of Computer Science and Engineering, The Pennsylvania State University, University Park, PA
Mary Jane Irwin  Department of Computer Science and Engineering, The Pennsylvania State University, University Park, PA
Rita Chen  Department of Computer Science and Engineering, The Pennsylvania State University, University Park, PA
Debashree Ghosh  Department of Computer Science and Engineering, The Pennsylvania State University, University Park, PA
Sponsors
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 3,   Downloads (12 Months): 27,   Citation Count: 22
Additional Information:

references   cited by   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/263272.263286
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Benini L., Bogliolo A., Favalli M., and Micheli G. Regression models for behavioral power estimation, in International workshop on power and timing modeling, optimization and simulation, 1996.
2
 
3
Hostetler Larry B. and Mirtich Brian. Dlxsim: A simulator for DLX,
 
4
Landman Paul E. and Rabaey Jan M. Architectural power analysis: The dual-bit type method, in EDAC-EUROASIC, pages 370-377, 1993.
 
5
Landman Paul E. and Rabaey Jan M. Power estimation for high level synthesis. In EDAC-EUROASIC, pages 361-366, 1993.
 
6
Landman Paul E. and Rabaey Jan M. Black-box capacitance models for architectural power analysis. In Proceedings of the International Workshop on Low Power Design, pages 165-.170, April 1994.
7
 
8
Lee Mike and Tiwari Vivek, A memory allocation technique for lowenergy embedded DSP software. In Proceedings of the 1995 Symposium on Low Power Electronics, 1995.
9
 
10
Mchta Huzefa, Owens Robert Michael, and Irwin Mary Jane. Instruction level power profiling, in International Conference on Acoustics, Speech and Signal Processing, 1996.
11
12
 
13
Su C., Tsui C., and De, spain Alvin. Low power architecture design and compilation techniques for high-performance processors. In IEEE Symposium on Low Power Electronics, pages 49-58, March 1994.
 
14
Tiwad Vivek, Malik Sharad, and Wolfe Andrew. Compilation techniques for low energy: An overview. In Proceedings of the 1994 Symposium on Low Power Electronics, 1994.
 
15
16

CITED BY  22
Collaborative Colleagues:
Huzefa Mehta: colleagues
Robert Michael Owens: colleagues
Mary Jane Irwin: colleagues
Rita Chen: colleagues
Debashree Ghosh: colleagues