| A symbolic algorithm for low-power sequential synthesis |
| Full text |
Pdf
(787 KB)
|
| Source
|
International Symposium on Low Power Electronics and Design
archive
Proceedings of the 1997 international symposium on Low power electronics and design
table of contents
Monterey, California, United States
Pages: 56 - 61
Year of Publication: 1997
ISBN:0-89791-903-3
|
|
Authors
|
|
Balakrishna Kumthekar
|
University of Colorado, Dept. of Electrical and Computer Engineering, Boulder, CO
|
|
In-Ho Moon
|
University of Colorado, Dept. of Electrical and Computer Engineering, Boulder, CO
|
|
Fabio Somenzi
|
University of Colorado, Dept. of Electrical and Computer Engineering, Boulder, CO
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 1, Downloads (12 Months): 5, Citation Count: 2
|
|
|
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
R. Iris Bahar , Erica A. Frohm , Charles M. Gaona , Gary D. Hachtel , Enrico Macii , Abelardo Pardo , Fabio Somenzi, Algebraic decision diagrams and their applications, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.188-191, November 07-11, 1993, Santa Clara, California, United States
|
| |
2
|
R.K. Brayton et al. VIS: A system for verification and synthesis. Technical Report UCB/ERL M95/104, Electronics Research Lab, Univ. of California, December 1995.
|
| |
3
|
R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. R. Wang. MIS: A multiple-level interactive logic optimization system. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, CAD-6(6):1062- 1081, November 1987".
|
| |
4
|
F. M. Brown. Boolean Reasoning: The Logic of Boolean Equations. Kluwer, Boston, 1990.
|
| |
5
|
|
| |
6
|
M. Fujita, Y. Tamiya, Y. Kukimoto, and K.-C. Chen. Application of boolean unification to combinational logic synthesis. In Proceedings of the International Conference on Computer-Aided Design, pages 510-513, Santa Clara, CA, November 1991.
|
| |
7
|
G. D. Hachtel, E. Macii, A. Pardo, and F. Somenzi. Markovian analysis of large finite state machines. IEEE Transactions on Computer-Aided Design, 15(12):1479--1493, December 1996.
|
| |
8
|
|
| |
9
|
B. Lin, H. Touati, and A. R. Newton. Don't care minimization of multi-level sequential logic networks. In Proceedings of the IEEE International Conference on Computer Aided Design, pages 414-417, Santa Clara, CA, November 1990.
|
| |
10
|
S.-I. Minato. Fast generation of irredundant sums-of-products forms from binary decision diagrams. In SASIMI '92, pages 64-73, Kyoto, Japan, April 1992.
|
| |
11
|
S.-I. Minato. Fast weak-division method for implicit cube representation. In SASIMI '93, pages 423-432, Nara, Japan, October 1993.
|
 |
12
|
|
| |
13
|
Ellen Sentovich , Kanwar Jit Singh , Cho W. Moon , Hamid Savoj , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Sequential Circuit Design Using Synthesis and Optimization, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.328-333, October 11-14, 1992
|
CITED BY 2
|
|
Luca Benini , Giovanni De Micheli , Enrico Macii , Massimo Poncino , Stefano Quer, System-level power optimization of special purpose applications: the beach solution, Proceedings of the 1997 international symposium on Low power electronics and design, p.24-29, August 18-20, 1997, Monterey, California, United States
|
|
|
Diana Marculescu , Radu Marculescu , Massoud Pedram, Theoretical bounds for switching activity analysis in finite-state machines, Proceedings of the 1998 international symposium on Low power electronics and design, p.36-41, August 10-12, 1998, Monterey, California, United States
|
|