Formalized methodology for data reuse exploration in hierarchical memory mappings

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Formalized methodology for data reuse exploration in hierarchical memory mappings

Full text

Pdf (870 KB)

Source

International Symposium on Low Power Electronics and Design archive
Proceedings of the 1997 international symposium on Low power electronics and design table of contents

Monterey, California, United States

Pages: 30 - 35

Year of Publication: 1997

ISBN:0-89791-903-3

Authors

J. Ph. Diguet	IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
S. Wuytack	IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
F. Catthoor	IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
H. De Man	IMEC, Kapeldreef 75, B-3001 Leuven, Belgium

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 13, Citation Count: 19

Additional Information:

references cited by collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/263272.263278 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	S.Wuytack. ECatthoor. L.Nachtergaele. and H.De Man, "Global communication and memory optimizing mmsformations for low power systems," in IEEE/ACM Int. Work. on Low Power Design, Napa Valley, CA, Apr. 1994, pp. 203-208.
	2	J. Z. Fang , M. Lu, An Iteration Partition Approach for Cache or Local Memory Thrashing on Parallel Processing, IEEE Transactions on Computers, v.42 n.5, p.529-546, May 1993 [doi>10.1109/12.223672]
	3	D.Kulkarni and M.Stumm, "Linear loop transformationsin optimizing compilers for parallel ,nachines." Tech. Rep., Comp. Systems Res. Inst. Univ. of Toronto, Oct. 1994.
	4	N.Manjiakiiln and T.Abdelrahman, "Reduction of cache conflicts in loop nests," Tech. Rep.. CSRI-318, Comp. Systems Res. Inst. Univ. of Toronto, Cananda, Mar. ! 995.
	5	Marta Jiménez , José M. Llabería , A. Fernández , Enric Morancho, A Unified Transformation Technique for Multilevel Blocking, Proceedings of the Second International Euro-Par Conference on Parallel Processing, p.402-405, August 26-29, 1996
	6	Soo-Mook Moon , Kemal Ebcioğlu, A study on the number of memory ports in multiple instruction issue machines, Proceedings of the 26th annual international symposium on Microarchitecture, p.49-59, December 01-03, 1993, Austin, Texas, United States
	7	A.Faruque and D.Fong, "'Performance analysis through memory of a proposed parallel architecture for the efficient use of memory in image processing applications." in SPIE'91, Vistutl commttnicationsand image ptr~cessing, Boston MA, Oct. 199 I. pp. 865-877.
	8	M.Dubois and J-C.Wang, "'Analytical modeling of data sharing in cache based multiprocessors," Tech. Rep.. CENG 89-18, U.S.C, June 1989.
	9	Kourosh Gharachorloo , Anoop Gupta , John Hennessy, Performance evaluation of memory consistency models for shared-memory multiprocessors, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.245-257, April 08-11, 1991, Santa Clara, California, United States
	10	Lishing Liu, Issues in Multi-Level Cache Designs, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.46-52, October 10-12, 1994
	11	Per Stenström, A Survey of Cache Coherence Schemes for Multiprocessors, Computer, v.23 n.6, p.12-24, June 1990 [doi>10.1109/2.55497]
	12	Jeffrey D. Gee , Alan Jay Smith, Analysis of Multiprocessor Memory Refernce Behavior, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.53-59, October 10-12, 1994
	13	Lynn Choi , Pen-Chung Yew, A compiler-directed cache coherence scheme with improved intertask locality, Proceedings of the 1994 conference on Supercomputing, p.773-782, December 1994, Washington, D.C., United States
	14	A. Choi , M. Ruschitzka, Managing Locality Sets: The Model and Fixed-Size Buffers, IEEE Transactions on Computers, v.42 n.2, p.190-204, February 1993 [doi>10.1109/12.204792]
	15	EBodin. W.Jalby, D.Windheiser, and C.Eisenbeis, "A quantitative algorithm for data locality optimization," Tech. Rep., IRISA (INRIA/CNRS), Renne.,;, France, 1992.
	16	D.Kolson. A.Nicolau, and N.Dutt. "'Elimination of redundant memory waffle in high-level synthesis," IEEE Trans. on Computer-Aided Design, vol. 15, no. 11, pp. 1354-1363,Nov. I996.
	17	Sven Wuytack , Francky Catthoor , Lode Nachtergaele , Hugo De Man, Power exploration for data dominated video applications, Proceedings of the 1996 international symposium on Low power electronics and design, p.359-364, August 12-14, 1996, Monterey, California, United States
	18	Bruce L. Jacob , Peter M. Chen , Seth R. Silverman , Trevor N. Mudge, An Analytical Model for Designing Memory Hierarchies, IEEE Transactions on Computers, v.45 n.10, p.1180-1194, October 1996 [doi>10.1109/12.543711]
	19	P. E. R. Lippens , J. L. van Meerbergen , W. F. J. Verhaegh , A. van der Werf, Allocation of multiport memories for hierarchical data stream, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.728-735, November 07-11, 1993, Santa Clara, California, United States
	20	L.Ramachandrana, D.Gajski, and V.Chaiyakul, "An algorithm for array variable clustering," in 5 ~" A CM/IEEE Europ. Design and Test Conf., Paris, France, Feb I994, pp. 262-266.
	21	Florin Balasa , Francky Catthoor , Hugo De Man, Dataflow-driven memory allocation for multi-dimensional signal processing systems, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.31-34, November 06-10, 1994, San Jose, California, United States
	22	L.Nachtergaele, ECatthoor, B.Kapoor, S.Janssens, and D.Moolenaar, "Low power stonlge for H.263 video decoder," in IEEE Work. on VLSI Signal Processing. Monterey, CA. Oct. 1996, pp. I 15-I24.
	23	J.Ph. Diguet. S.Wuytack, and ECatthoor, "Hierarchy exploration in high level memory management," Tech. Rep., IMEC, Leuven, Belgium, June 1997.
	24	Franco P. Preparata , Michael I. Shamos, Computational geometry: an introduction, Springer-Verlag New York, Inc., New York, NY, 1985
	25	D.K.Wilde, "A library for doing polyhedral operations," Tech. Rep. 785, IRISA (INRIA/CNRS), Rennes. France. dee 1993.
	26	Sven Wuytack , Francky Catthoor , Gjalt de Jong , Bill Lin , Hugo de Man, Flow Graph Balancing for Minimizing the Required Memory Bandwidth, Proceedings of the 9th international symposium on System synthesis, p.127, November 06-08, 1996
	27	C.Lin and S.Kwatra, "'An adaptive algorithm for motion compensated colourimage coding." in Prec. IEEEGlobecom, 1984, pp. 47.1 .I.--4.
	28	T.Komarek and P.Pirsch. "Array architectures for block matching algorithms,'" IEEE Tran.~. on Cin.'tdts and System.~', vol. 36, Oct. 1989.

CITED BY 19

	Nikolaos Bellas , Ibrahim Hajj , Constantine Polychronopoulos, Using dynamic cache management techniques to reduce energy in a high-performance processor, Proceedings of the 1999 international symposium on Low power electronics and design, p.64-69, August 16-17, 1999, San Diego, California, United States
	F. Catthoor, Energy-delay efficient data storage and transfer architectures: circuit technology versus design methodology solutions, Proceedings of the conference on Design, automation and test in Europe, p.709-715, February 23-26, 1998, Le Palais des Congrés de Paris, France
	Francky Catthoor , Diederik Verkest , Erik Brockmeyer, Proposal for unified system design meta flow in task-level and instruction-level design technology research for multi-media applications, Proceedings of the 11th international symposium on System synthesis, p.89-95, December 02-04, 1998, Hsinchu, Taiwan, China
	Erik Brockmeyer , Arnout Vandecappelle , Sven Wuytack , Francky Catthoor, Low power storage cycle budget distribution tool support for hierarchical graphs, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain
	P. R. Panda , F. Catthoor , N. D. Dutt , K. Danckaert , E. Brockmeyer , C. Kulkarni , A. Vandercappelle , P. G. Kjeldsberg, Data and memory optimization techniques for embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.2, p.149-206, April 2001
	Peter Slock , Sven Wuytack , Francky Catthoor , Gjalt de Jong, Fast and extensive system-level memory exploration for ATM applications, Proceedings of the 10th international symposium on System synthesis, p.74-81, September 17-19, 1997, Antwerp, Belgium
	Francky Catthoor , Nikil D. Dutt , Christoforos E. Kozyrakis, How to solve the current memory access and data transfer bottlenecks: at the processor architecture or at the compiler level, Proceedings of the conference on Design, automation and test in Europe, p.426-435, March 27-30, 2000, Paris, France
	Erik Brockmeyer , Arnout Vandecappelle , Francky Catthoor, Systematic cycle budget versus system power trade-off: a new perspective on system exploration of real-time data-dominated applications, Proceedings of the 2000 international symposium on Low power electronics and design, p.137-142, July 25-27, 2000, Rapallo, Italy
	Nikolaos Bellas Ibrahim Hajj , George Stamoulis , N. Bellas , C. Polychronopoulos, Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors, Proceedings of the 1998 international symposium on Low power electronics and design, p.70-75, August 10-12, 1998, Monterey, California, United States
	Tanja Van Achteren , Francky Catthoor , Rudy Lauwereins , Geert Deconinck, Search space definition and exploration for nonuniform data reuse opportunities in data-dominant applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.1, p.125-139, January 2003
	Chidamber Kulkarni , Koen Danckaert , Francky Catthoor , Manish Gupta, Interaction between parallel compilation and data transfer and storage cost minimization for multimedia applications, Practical parallel computing, Nova Science Publishers, Inc., Commack, NY, 2001
	Francky Catthoor, Energy-Delay Efficient Data Storage and Transfer Architectures and Methodologies: Current Solutions and Remaining Problems, Journal of VLSI Signal Processing Systems, v.21 n.3, p.219-231, July 1999
	Lars Wehmeyer , Urs Helmig , Peter Marwedel, Compiler-optimized usage of partitioned memories, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.114-120, June 20-20, 2004, Munich, Germany
	C. Kulkarni , D. Moolenaar , L. Nachtergaele , F. Catthoor , H. De Man, System-Level Energy-Delay Exploration for Multimedia Applications on Embedded Cores with Hardware Cache, Journal of VLSI Signal Processing Systems, v.22 n.1, p.45-57, Aug. 1999
	Qubo Hu , Arnout Vandecappelle , Martin Palkovic , Per Gunnar Kjeldsberg , Erik Brockmeyer , Francky Catthoor, Hierarchical memory size estimation for loop fusion and loop shifting in data-dominated applications, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan
	Yongsoo Joo , Yongseok Choi , Chanik Park , Sung Woo Chung , EuiYoung Chung , Naehyuck Chang, Demand paging for OneNAND™ Flash eXecute-in-place, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
	Ilya Issenin , Erik Brockmeyer , Miguel Miranda , Nikil Dutt, DRDU: A data reuse analysis technique for efficient scratch-pad memory management, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.2, p.15-es, April 2007
	Ilya Issenin , Erik Brockmeyer , Miguel Miranda , Nikil Dutt, Data Reuse Analysis Technique for Software-Controlled Memory Hierarchies, Proceedings of the conference on Design, automation and test in Europe, p.10202, February 16-20, 2004
	Hiroshige Hayashizaki , Yutaka Sugawara , Mary Inaba , Kei Hiraki, MCAMP: communication optimization on massively parallel machines with hierarchical scratch-pad memory, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada

Collaborative Colleagues:

J. Ph. Diguet: colleagues

S. Wuytack: colleagues

F. Catthoor: colleagues

H. De Man: colleagues

Adobe Acrobat

QuickTime

Windows Media Player

Real Player