System-level power optimization of special purpose applications

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

System-level power optimization of special purpose applications: the beach solution

Full text

Pdf (854 KB)

Source

International Symposium on Low Power Electronics and Design archive
Proceedings of the 1997 international symposium on Low power electronics and design table of contents

Monterey, California, United States

Pages: 24 - 29

Year of Publication: 1997

ISBN:0-89791-903-3

Authors

Luca Benini	Stanford University, Computer Systems Laboratory, Stanford, CA
Giovanni De Micheli	Stanford University, Computer Systems Laboratory, Stanford, CA
Enrico Macii	Politecnico di Torino, Dip. di Automatica e Informatica, Torino, Italy 10129
Massimo Poncino	Politecnico di Torino, Dip. di Automatica e Informatica, Torino, Italy 10129
Stefano Quer	Politecnico di Torino, Dip. di Automatica e Informatica, Torino, Italy 10129

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 13, Citation Count: 20

Additional Information:

references cited by collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/263272.263277 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Preeti R. Panda , Nikil D. Dutt, Reducing Address Bus Transitions for Low Power Memory Mapping, Proceedings of the 1996 European conference on Design and Test, p.63, March 11-14, 1996
	2	Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995 [doi>10.1109/92.365453]
	3	John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
	4	Ching-Long Su , Chi-Ying Tsui , Alvin M. Despain, Saving Power in the Control Path of Embedded Processors, IEEE Design & Test, v.11 n.4, p.24-30, October 1994 [doi>10.1109/54.329448]
	5	Huzefa Mehta , Robert Michael Owens , Mary Jane Irwin, Some Issues in Gray Code Addressing, Proceedings of the 6th Great Lakes Symposium on VLSI, p.178, March 22-23, 1996
	6	Luca Benini , Giovanni de Micheli , Enrico Macii , Donatella Sciuto , Cristina Silvano, Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems, Proceedings of the 7th Great Lakes Symposium on VLSI, p.77, March 13-15, 1997
	7	L. Benini , G. De Micheli , E. Macii , D. Sciuto , C. Silvano, Address bus encoding techniques for system-level power optimization, Proceedings of the conference on Design, automation and test in Europe, p.861-867, February 23-26, 1998, Le Palais des Congrés de Paris, France
	8	J. Heinrich, 261PS P,.~O00 }VIicroprocessor User's Mar.ua~ Second Edition, MIPS Technologies, Mountain View, CA, 1994.
	9	K. Roy, S. C. Prasad, "Circuit Activity Based Synthesis for Low Power Reliable Operations," IEEE Transactions on Very Large Scale I~tegration (VLSI) Systems, Vol. I, No. 4, pp. 503-513, December 1993.
	10	L. Benini, G. De Micheli, "State Assignment for Low Power Dissipation," IEEE Journal of Solid State Circuits, Vol. 30, No. 3, pp. 258-268, March 1995.
	11	Chi-Ying Tsui , Massoud Pedram , Chih-Ang Chen , Alvin M. Despain, Low power state assignment targeting two-and multi-level logic implementations, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.82-87, November 06-10, 1994, San Jose, California, United States
	12	Gary D. Hachtel , Mariano Hermida , Abelardo Pardo , Massimo Poncino , Fabio Somenzi, Re-encoding sequential circuits to reduce power dissipation, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.70-73, November 06-10, 1994, San Jose, California, United States
	13	B.W. Kernighan, S. Lin, "An ERicient Heuristic Procedure for Partitioning Graphs," Bell S~tstem Technical Journal, Vol. 49, pp. 291-307, February 1970.
	14	C. Passerone, L. Lavagno, C. Sanso~, M. Chiodo, A. Sangiovanni-Vincentelli, "Trade-Off Evaluation in Embedded System Design via Co-simulation," ASP-DAG-97: IEEE Asia South-Pacific Design Automatior. Conference, pp. 291-297, Chiba, Japan, January 1997.
	15	Shin-ichi Minato, Zero-suppressed BDDs for set manipulation in combinatorial problems, Proceedings of the 30th international conference on Design automation, p.272-277, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.164890]
	16	Balakrishna Kumthekar , In-Ho Moon , Fabio Somenzi, A symbolic algorithm for low-power sequential synthesis, Proceedings of the 1997 international symposium on Low power electronics and design, p.56-61, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263283]

CITED BY 20

	Wei-Chung Cheng , Massoud Pedram, Power-optimal encoding for a DRAM address bus, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.2, p.109-118, April 2002
	Youngsoo Shin , Kiyoung Choi, Narrow bus encoding for low power systems, Proceedings of the 2000 conference on Asia South Pacific design automation, p.217-220, January 2000, Yokohama, Japan
	Youngsoo Shin , Takayasu Sakurai, Coupling-driven bus design for low-power application-specific systems, Proceedings of the 38th conference on Design automation, p.750-753, June 2001, Las Vegas, Nevada, United States
	Wei-Chung Cheng , Massoud Pedram, Low power techniques for address encoding and memory allocation, Proceedings of the 2001 conference on Asia South Pacific design automation, p.245-250, January 2001, Yokohama, Japan
	Massoud Pedram, Power optimization and management in embedded systems, Proceedings of the 2001 conference on Asia South Pacific design automation, p.239-244, January 2001, Yokohama, Japan
	Wei-Chung Cheng , Massoud Pedram, Power-optimal encoding for DRAM address bus (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.250-252, July 25-27, 2000, Rapallo, Italy
	Alberto Macii , Enrico Macii , Massimo Poncino , Riccardo Scarsi, Stream synthesis for efficient power simulation based on spectral transforms, Proceedings of the 1998 international symposium on Low power electronics and design, p.30-35, August 10-12, 1998, Monterey, California, United States
	Yazdan Aghaghiri , Farzan Fallah , Massoud Pedram, Irredundant address bus encoding for low power, Proceedings of the 2001 international symposium on Low power electronics and design, p.182-187, August 2001, Huntington Beach, California, United States
	L. Benini , G. De Micheli , E. Macii , D. Sciuto , C. Silvano, Address bus encoding techniques for system-level power optimization, Proceedings of the conference on Design, automation and test in Europe, p.861-867, February 23-26, 1998, Le Palais des Congrés de Paris, France
	Hojun Shim , Yongsoo Joo , Yongseok Choi , Hyung Gyu Lee , Naehyuck Chang, Low-energy off-chip SDRAM memory systems for embedded applications, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.1, p.98-130, February 2003
	Youngsoo Shin , Soo-IK Chae , Kiyoung Choi, Partial bus-invert coding for power optimization of system level bus, Proceedings of the 1998 international symposium on Low power electronics and design, p.127-129, August 10-12, 1998, Monterey, California, United States
	Naehyuck Chang , Kwanho Kim , Jinsung Cho, Bus encoding for low-power high-performance memory systems, Proceedings of the 37th conference on Design automation, p.800-805, June 05-09, 2000, Los Angeles, California, United States
	Youngsoo Shin , Kiyoung Choi , Young-Hoon Chang, Narrow bus encoding for low-power DSP systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.5, p.656-660, October 2001
	Meeyoung Cha , Chun-Gi Lyuh , Taewhan Kim, Resource-constrained low-power bus encoding with crosstalk delay elimination, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.834-837, January 27-30, 2004, Yokohama, Japan
	Yazdan Aghaghiri , Farzan Fallah , Massoud Pedram, BEAM: bus encoding based on instruction-set-aware memories, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan
	Lin Xie , Peiliang Qiu , Qinru Qiu, Partitioned bus coding for energy reduction, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Yazdan Aghaghiri , Massoud Pedram , Farzan Fallah, Reducing transitions on memory buses using sector-based encoding technique, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
	Wei-Chung Cheng , Massoud Pedram, Chromatic Encoding: A Low Power Encoding Technique for Digital Visual Interface, Proceedings of the conference on Design, Automation and Test in Europe, p.10694, March 03-07, 2003
	Wei-Chung Cheng , Jian-Lin Liang , Massoud Pedram, Software-Only Bus Encoding Techniques for an Embedded System, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.126, January 07-11, 2002
	Claudia Kretzschmar , André K. Nieuwland , Dietmar Müller, Why Transition Coding for Power Minimization of On-Chip Buses Does Not Work, Proceedings of the conference on Design, automation and test in Europe, p.10512, February 16-20, 2004

Collaborative Colleagues:

Luca Benini: colleagues

Giovanni De Micheli: colleagues

Enrico Macii: colleagues

Massimo Poncino: colleagues

Stefano Quer: colleagues

Adobe Acrobat

QuickTime

Windows Media Player

Real Player