| Interleaving based variable ordering methods for ordered binary decision diagrams |
| Full text |
Pdf
(414 KB)
|
| Source
|
International Conference on Computer Aided Design
archive
Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
table of contents
Santa Clara, California, United States
Pages: 38 - 41
Year of Publication: 1993
ISBN:0-8186-4490-7
|
|
Authors
|
|
Hiroshige Fujii
|
ULSI Research Laboratories, Research and Development Center, Toshiba Corporation, Kawasaki 210, Japan
|
|
Goichi Ootomo
|
ULSI Research Laboratories, Research and Development Center, Toshiba Corporation, Kawasaki 210, Japan
|
|
Chikahiro Hori
|
ULSI Research Laboratories, Research and Development Center, Toshiba Corporation, Kawasaki 210, Japan
|
|
| Sponsors |
|
| Publisher |
IEEE Computer Society Press
Los Alamitos, CA, USA
|
| Bibliometrics |
Downloads (6 Weeks): 8, Downloads (12 Months): 36, Citation Count: 20
|
|
|
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
|
| |
2
|
S. Malik, A. R. Wang, R. K. Brayton, and A. Sangiovanni- Vincentelli, "Logic Verification using Binary Decision Diagrams in a Logic Synthesis Environment," in Proc. of International Conference on Computer-Aided Design, pp.6-8, 1988.
|
 |
3
|
Karl S. Brace , Richard L. Rudell , Randal E. Bryant, Efficient implementation of a BDD package, Proceedings of the 27th ACM/IEEE conference on Design automation, p.40-45, June 24-27, 1990, Orlando, Florida, United States
[doi> 10.1145/123186.123222]
|
| |
4
|
M. Fujita, H. Fujisawa, and Y. Matsunaga, "Variable Ordering Algorithms for Ordered Binary Decision Diagrams and Their Evaluation," IEEE Trans. Computer-Aided Design, vol. 12, pp.6-12, Jan. 1993.
|
 |
5
|
Shin-ichi Minato , Nagisa Ishiura , Shuzo Yajima, Shared binary decision diagram with attributed edges for efficient Boolean function manipulation, Proceedings of the 27th ACM/IEEE conference on Design automation, p.52-57, June 24-27, 1990, Orlando, Florida, United States
[doi> 10.1145/123186.123225]
|
| |
6
|
F. Brgtez and H. Fujiwara, "A neutral netlist of 10 cx~mbinational benchmark circuits and a target translator in Fortran," in Proc. of Intemational Symposium on Circuit and Systems, 1985.
|
| |
7
|
|
| |
8
|
N. Ishiura, H. Sawada, and S. Yajima, "Minimization of binary decision diagrams based on exchange of variables," in Proc. of International Conference on Computer-Aided Design, pp.472-475, 1991.
|
| |
9
|
M. R. Mercer , R. Kapur , D. E. Ross, Functional approaches to generating orderings for efficient symbolic representations, Proceedings of the 29th ACM/IEEE conference on Design automation, p.624-627, June 08-12, 1992, Anaheim, California, United States
|
| |
10
|
F. Brglez, D. Bryan, and K. Kozminski, "Combinational Profiles of Sequential Benchmark Circuits," in Ploc. of International Symposium on Circuit and Systems, pp.1929-1934, 1989.
|
CITED BY 20
|
|
|
|
|
Chunghee Kim , Luciano Lavagno , Alberto Sangiovanni-Vincentelli, Free MDD-based software optimization techniques for embedded systems, Proceedings of the conference on Design, automation and test in Europe, p.14-19, March 27-30, 2000, Paris, France
|
|
|
Adnan Aziz , Serdar Taşiran , Robert K. Brayton, BDD variable ordering for interacting finite state machines, Proceedings of the 31st annual conference on Design automation, p.283-288, June 06-10, 1994, San Diego, California, United States
|
|
|
|
|
|
Rolf Drechsler , Nicole Drechsler , Wolfgang Günther, Fast exact minimization of BDDs, Proceedings of the 35th annual conference on Design automation, p.200-205, June 15-19, 1998, San Francisco, California, United States
|
|
|
|
|
|
Youpyo Hong , Peter A. Beerel , Jerry R. Burch , Kenneth L. McMillan, Safe BDD minimization using don't cares, Proceedings of the 34th annual conference on Design automation, p.208-213, June 09-13, 1997, Anaheim, California, United States
|
|
|
Jawahar Jain , William Adams , Masahiro Fujita, Sampling schemes for computing OBDD variable orderings, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.631-638, November 08-12, 1998, San Jose, California, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|