On tuning the microarchitecture of an HPS implementation of the VAX

ABSTRACT

The HPS Microarchitecture has been developed as an execution model for implementing various architectures at very high performance. A considerable amount of effort has gone into the use of HPS as a microarchitecture for the VAX. In this paper, we describe our first full simulation of the microVAX subset, and report the results of varying (i.e. tuning) certain important parameters.

REFERENCES

• 1: Anderson, D. W., F. J. Sparacio, and R. M. Tomasulo, "The IBM System/360 Model 91: Machine Philosophy and Instruction Handling," IBM J. of R & D, vol. 11, no. 1, 1967.
• 2: Arvind and K. P. Gostelow, "A New Interpreter for Dataflow and Its Implications for Computer Architecture," Department of Informtion and Computer Science, University of California, Irvine, Tech Report 72, October 1975.
• 3: Jack B. Dennis , David P. Misunas, A preliminary architecture for a basic data-flow processor, Proceedings of the 2nd annual symposium on Computer architecture, p.126-132, January 20-22, 1975
• 4: Hwu, W., S. Melvin, M.C. Shebanow, C. Chen, J. Wei, and Y.N.Patt, "An HPS Implementation of the VAX; Initial Design and Analysis," Proceedings of the 19th Annual Hawaii International Conference on System Sciences, 1986.
• 5: W. W. Hwu , Y. N. Patt, Checkpoint repair for out-of-order execution machines, Proceedings of the 14th annual international symposium on Computer architecture, p.18-26, June 02-05, 1987, Pittsburgh, Pennsylvania, United States [doi>10.1145/30350.30353]
• 6: Y. N. Patt , W. M. Hwu , M. Shebanow, HPS, a new microarchitecture: rationale and introduction, Proceedings of the 18th annual workshop on Microprogramming, p.103-108, December 03-06, 1985, Pacific Grove, California, United States
• 7: Y. N. Patt , S. W. Melvin , W. M. Hwu , M. C. Shebanow , C. Chen, Run-time generation of HPS microinstructions from a VAX instruction stream, Proceedings of the 19th annual workshop on Microprogramming, p.75-81, October 15-17, 1986, New York, New York, United States
• 8: Tomasulo, R. M., "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM J. of R & D, vol. 11, no. 1967, pp 25 - 33.
• 9: John Alan Swensen, High-bandwidth/low-latency temporary storage for supercomputers, 1987