MIDEE

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

MIDEE: smoothing branch and instruction cache miss penalties on deep pipelines

Full text

Pdf (953 KB)

Source

International Symposium on Microarchitecture archive
Proceedings of the 26th annual international symposium on Microarchitecture table of contents

Austin, Texas, United States

Pages: 193 - 201

Year of Publication: 1993

ISBN:0-8186-5280-2

Authors

Nathalie Drach	IRISA, Campus de Beaulieu, 35042 Rennes Cedex, France
André Seznec	IRISA, Campus de Beaulieu, 35042 Rennes Cedex, France

Sponsors

IEEE-CS\TCMM : TC on Microprocessors & Microcomputers
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 3, Citation Count: 0

Additional Information:

references collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	D. H. Bailey , L. Dagum , E. Barszcz , H. D. Simon, NAS parallel benchmark results, Proceedings of the 1992 ACM/IEEE conference on Supercomputing, p.386-393, November 16-20, 1992, Minneapolis, Minnesota, United States
	2	J. A. DeRosa , H. M. Levy, An evaluation of branch architectures, Proceedings of the 14th annual international symposium on Computer architecture, p.10-16, June 02-05, 1987, Pittsburgh, Pennsylvania, United States [doi>10.1145/30350.30352]
	3	D. R. Ditzel , H. R. McLellan , A. D. Berenbaum, The hardware architecture of the CRISP microprocessor, Proceedings of the 14th annual international symposium on Computer architecture, p.309-319, June 02-05, 1987, Pittsburgh, Pennsylvania, United States [doi>10.1145/30350.30385]
	4	D. R. Ditzel , H. R. McLellan, Branch folding in the CRISP microprocessor: reducing branch delay to zero, Proceedings of the 14th annual international symposium on Computer architecture, p.2-8, June 02-05, 1987, Pittsburgh, Pennsylvania, United States [doi>10.1145/30350.30351]
	5	Thomas R. Gross , John L. Hennessy, Optimizing delayed branches, Proceedings of the 15th annual workshop on Microprogramming, p.114-120, October 05-07, 1982, Palo Alto, California, United States
	6	David A. Patterson , John L. Hennessy, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1990
	7	G. lrlam, SPA package, 1991
	8	A. Gonzales, J.M. Llaberia, J. Cortadella, "A Mechanism for Reducing the Cost of Branches in RISC Architectures", Microprocessing and Microprogramming 24, 1988
	9	Antonio González , José M. Llaberia, Instruction fetch unit for parallel execution of branch instructions, Proceedings of the 3rd international conference on Supercomputing, p.417-426, June 05-09, 1989, Crete, Greece [doi>10.1145/318789.318884]
	10	A. M. Gonzalez , J. M. Llaberia, Reducing Branch Delay to Zero in Pipelined Processors, IEEE Transactions on Computers, v.42 n.3, p.363-371, March 1993 [doi>10.1109/12.210179]
	11	"IBM RISC system/6000 technology", IBM Corporation, 1990
	12	Gerry Kane , Joe Heinrich, MIPS RISC architectures, Prentice-Hall, Inc., Upper Saddle River, NJ, 1992
	13	Michael J. Knieser , Christos A. Papachristou, Y-Pipe: a conditional branching scheme without pipeline delays, Proceedings of the 25th annual international symposium on Microarchitecture, p.125-128, December 01-04, 1992, Portland, Oregon, United States
	14	J. Lee, A.J. Smith, "Branch Prediction Strategies and Branch Target Buffer Design", IEEE Computer,January 1984
	15	S. McFarling , J. Hennesey, Reducing the cost of branches, Proceedings of the 13th annual international symposium on Computer architecture, p.396-403, June 02-05, 1986, Tokyo, Japan
	16	R. R. Oehler , R. D. Groves, IBM RISC System/6000 processor architecture, IBM Journal of Research and Development, v.34 n.1, p.23-36, Jan. 1990
	17	C. H. Perleberg , A. J. Smith, Branch Target Buffer Design and Optimization, IEEE Transactions on Computers, v.42 n.4, p.396-412, April 1993 [doi>10.1109/12.214687]
	18	Jaswinder P Singh , Wolf Weber , Anoop Gupta, SPLASH: Stanford parallel applications for shared-memory, Stanford University, Stanford, CA, 1991
	19	James E. Smith, A study of branch prediction strategies, Proceedings of the 8th annual symposium on Computer Architecture, p.135-148, May 12-14, 1981, Minneapolis, Minnesota, United States
	20	CORPORATE SPARC International, Inc., The SPARC architecture manual: version 8, Prentice-Hall, Inc., Upper Saddle River, NJ, 1992
	21	Kent D. Wilken , David W. Goodwin, Toward zero-cost branches using instruction registers, Proceedings of the 25th annual international symposium on Microarchitecture, p.214-217, December 01-04, 1992, Portland, Oregon, United States
	22	Tse-Yu Yeh , Yale N. Patt, Alternative implementations of two-level adaptive branch prediction, Proceedings of the 19th annual international symposium on Computer architecture, p.124-134, May 19-21, 1992, Queensland, Australia

Collaborative Colleagues:

Nathalie Drach: colleagues

André Seznec: colleagues

Adobe Acrobat

QuickTime

Windows Media Player

Real Player