Clocked and asynchronous instruction pipelines

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Clocked and asynchronous instruction pipelines

Full text

Pdf (988 KB)

Source

International Symposium on Microarchitecture archive
Proceedings of the 26th annual international symposium on Microarchitecture table of contents

Austin, Texas, United States

Pages: 177 - 184

Year of Publication: 1993

ISBN:0-8186-5280-2

Authors

Mark A. Franklin	Computer and Communication Research Center, Washington University, St. Louis, MO
Tienyo Pan	Computer and Communication Research Center, Washington University, St. Louis, MO

Sponsors

IEEE-CS\TCMM : TC on Microprocessors & Microcomputers
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Bibliometrics

Downloads (6 Weeks): 5, Downloads (12 Months): 19, Citation Count: 0

Additional Information:

references collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Pradeep K. Dubey , Michael J. Flynn, Optimal pipelining, Journal of Parallel and Distributed Computing, v.8 n.1, p.10-19, Jan. 1990 [doi>10.1016/0743-7315(90)90064-V]
	2	M. Franklin and T. Pan. Performance Comparison of Clocked and Asynchronous Pipelines. Technical Report WUCCRC-92-9, Washington Univ., St. Louis, MO, 1992.
	3	J. D. Garside, A CMOS VLSI Implementation of an Asynchronous ALU, Proceedings of the IFIP WG10.5 Working Conference on Asynchronous Design Methodologies, p.181-192, March 31-April 02, 1993
	4	Ran Ginosar , Nick Michell, On the potential of asynchronous pipelined processors, ACM SIGARCH Computer Architecture News, v.18 n.4, p.27-34, Dec. 1990 [doi>10.1145/121973.121977]
	5	David A. Patterson , John L. Hennessy, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1990
	6	P. Kogge. The Architecture o/Pipelined Computers. Hemisphere Publishing Corporation, New York, NY, 1981.
	7	S. R. Kunkel , J. E. Smith, Optimal pipelining in supercomputers, Proceedings of the 13th annual international symposium on Computer architecture, p.404-411, June 02-05, 1986, Tokyo, Japan
	8	A. J. Martin , S. M. Burns , T. K. Lee , D. Borkovic , P. J. Hazewindus, The first asynchronous microprocessor: the test results, ACM SIGARCH Computer Architecture News, v.17 n.4, p.95-110, June 1989 [doi>10.1145/71317.71324]
	9	Carver Mead , Lynn Conway, Introduction to VLSI Systems, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1979
	10	T. Meng. Synchronization Design for Digital Systems. Kluwer Academic Publishers, Norwell, MA, 1991.
	11	T. Meng, R. Bordersen, and D. Messerschmitt. Asynchronous Design for Programmable Digital Signal Processors. IEEE Trans. Signal Proc., pages 939-952, April 1991.
	12	I. E. Sutherland, Micropipelines, Communications of the ACM, v.32 n.6, p.720-738, June 1989 [doi>10.1145/63526.63532]
	13	D. Wann and M. Franklin. Asynchronous and Clocked Control Structures for VLSI Based Interconnection Networks. IEEE Trans. Comput., pages 284-293, March 1983.

Collaborative Colleagues:

Mark A. Franklin: colleagues

Tienyo Pan: colleagues

Adobe Acrobat

QuickTime

Windows Media Player

Real Player