Floating body effects in partially-depleted SOI CMOS circuits

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Floating body effects in partially-depleted SOI CMOS circuits

Full text

Pdf (525 KB)

Source

International Symposium on Low Power Electronics and Design archive
Proceedings of the 1996 international symposium on Low power electronics and design table of contents

Monterey, California, United States

Pages: 139 - 144

Year of Publication: 1996

ISBN:0-7803-3571-6

Authors

P. Lu	IBM Research Division, T. J. Watson Research Center, Yorktown Heights, NY
J. Ji	NeoParadigm Labs, Inc., San Jose, CA
C. Chuang	IBM Research Division, T. J. Watson Research Center, Yorktown Heights, NY
L. Wagner	IBM Semiconductor Research and Development Center, Hopewell Junction, NY
C. Hsieh	IBM Semiconductor Research and Development Center, Hopewell Junction, NY
J. Kuang	IBM Semiconductor Research and Development Center, Hopewell Junction, NY
L. Hsu	IBM Semiconductor Research and Development Center, Hopewell Junction, NY
M. Pelella	IBM Semiconductor Research and Development Center, Hopewell Junction, NY
S. Chu	IBM Semiconductor Research and Development Center, Hopewell Junction, NY
C. Anderson	IBM Research Division, T. J. Watson Research Center, Yorktown Heights, NY

Sponsors

IEEE-CAS : Circuits & Systems
IEEE-SSCS : Solid Stat Circuits Council
SIGDA: ACM Special Interest Group on Design Automation

Publisher

IEEE Press Piscataway, NJ, USA

Bibliometrics

Downloads (6 Weeks): 5, Downloads (12 Months): 14, Citation Count: 0

Additional Information:

references index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Z. J. Lemnios, Digest Tech. Papers, Syrup. VLSI Technology, pp. 5-8, 1995.
	2	G. G. Shahidi, et. al., Tech. Digest, IEDM, pp. 813-816, 1993.
	3	A. Wei, M. J. Sherony, and D. A. Antoniadis, IEEE Electron Device Letters, vol. 16, no. 11, pp. 494-496, Nov. 1995.
	4	D. Suh and J. G. Fossum, Tech. Digest, IEDM, pp. 661-664, 1994.
	5	M. M. Pelella, J. G. Fossum, D. Suh, S. Krishnan, and K. A. Jenkins, Proc. IEEE International SOI Conf., pp. 8-9, Oct. 1995.
	6	J. Gautier and J. Y. C. Sun, IEEE Electron Device Letters, vol. 16, no. 11, pp. 497-499, Nov. 1995.
	7	K. Yano, et. al., IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 388-395, March 1990.
	8	M. Suzuki, et. al., Digest Tech. Papers, ISSCC, pp. 90-91, 1993.
	9	Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design: a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
	10	L. G. Heller, et. al., Digest Tech. Papers, ISSCC, pp. 16-17, 1984.