Effects of correlations on accuracy of power analysis

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Effects of correlations on accuracy of power analysis—an experimental study

Full text

Pdf (106 KB)

Source

International Symposium on Low Power Electronics and Design archive
Proceedings of the 1996 international symposium on Low power electronics and design table of contents

Monterey, California, United States

Pages: 113 - 116

Year of Publication: 1996

ISBN:0-7803-3571-6

Authors

P. Schneider	Siemens AG, ZFE T SE 5, D-81730 Munich and Inst. of EDA, TU-Munich, D-80290 Munich
S. Krishnamoorthy	Synopsys, Inc., 700 E. Middlefield Road, Mountain View, CA

Sponsors

IEEE-CAS : Circuits & Systems
IEEE-SSCS : Solid Stat Circuits Council
SIGDA: ACM Special Interest Group on Design Automation

Publisher

IEEE Press Piscataway, NJ, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 13, Citation Count: 2

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Lance A. Glasser , Daniel W. Dobberpuhl, The design and analysis of VLSI circuits, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
	2	A. Deng, Y. Shiau, and K. Loh, "Time Domain Current Waveform Simulation of CMOS Circuits," in IEEE/ACMICCAD, pp. 208- 211, Nov. 1988.
	3	S. Chowdhury and J. S. Barkatullah, "Estimation of Maximum Current in MOS IC Logic Circuits," IEEE Transactions on CAD, vol. 1, pp. 63 - 71, Jan. 1993.
	4	F. Rouatbi , B. Haroun , A. J. Al-Khalili, Power estimation tool for sub-micron CMOS VLSI circuits, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.204-209, November 1992, Santa Clara, California, United States
	5	Thomas H. Krodel, PowerPlay-Fast Dynamic Power Estimation Based on Logic Simulation, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.96-100, October 14-16, 1991
	6	Wolfgang T. Eisenmann , Helmut E. Graeb, Fast transient power and noise estimation for VLSI circuits, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.252-257, November 06-10, 1994, San Jose, California, United States
	7	C.M. Huizer, "Power dissipation analysis of CMOS VLSI circuits by means of switch-level simulation," in Sixteenth Eulvpean Solid-State Cilruits Conference (ESSCIRC' 90), pp. 61 - 64, Sept. 1990.
	8	R. Burch, F. Najm, R Yang, and T. Trick, "A Monte Carlo Approach for Power Estimation," IEEE Transactions on VLSI, pp. 63 - 71, 1993.
	9	Michael G. Xakellis , Farid N. Najm, Statistical estimation of the switching activity in digital circuits, Proceedings of the 31st annual conference on Design automation, p.728-733, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196628]
	10	Farid N. Najm , Shashank Goel , Ibrahim N. Hajj, Power estimation in sequential circuits, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.635-640, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217602]
	11	Tan-Li Chou , Kaushik Roy, Statistical estimation of sequential circuit activity, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.34-37, November 05-09, 1995, San Jose, California, United States
	12	Farid N. Najm, Transition density, a stochastic measure of activity in digital circuits, Proceedings of the 28th conference on ACM/IEEE design automation, p.644-649, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127744]
	13	A. Ghosh , S. Devadas , K. Keutzer , J. White, Estimation of average switching activity in combinational and sequential circuits, Proceedings of the 29th ACM/IEEE conference on Design automation, p.253-259, June 08-12, 1992, Anaheim, California, United States
	14	Bhanu Kapoor, Improving the accuracy of circuit activity measurement, Proceedings of the 31st annual conference on Design automation, p.734-739, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196629]
	15	Peter H. Schneider , Kurt J. Antreich , Ulf Schlichtmann, A new power estimation technique with application to decomposition of Boolean functions for low power, Proceedings of the conference on European design automation, p.388-393, September 19-23, 1994, Grenoble, France
	16	C.-Y. Tsui, M. Pedram, and A. M. Despain, "Power Efficient Technology Decomposition and Mapping Under an Extended Power Consumption Model," IEEE Transactions on CAD, vol. 13, pp. 1110-1122, Sept. 1994.
	17	Gary D. Hachtel , Enrico Macii , Abelardo Pardo , Fabio Somenzi, Probabilistic analysis of large finite state machines, Proceedings of the 31st annual conference on Design automation, p.270-275, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196374]
	18	Tan-Li Chou , Kaushik Roy , Sharat Prasad, Estimation of circuit activity considering signal correlations and simultaneous switching, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.300-303, November 06-10, 1994, San Jose, California, United States
	19	Radu Marculescu , Diana Marculescu , Massoud Pedram, Efficient power estimation for highly correlated input streams, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.628-634, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217601]
	20	R H. Schneider and B. Wurth, "Transition probability estimation for combinational and sequential circuits," in International Workshop on Logic Synthesis (IWLS), pp. P4bl - P4bl0, May 1995.
	21	M. Favalli , L. Benini, Analysis of glitch power dissipation in CMOS ICs, Proceedings of the 1995 international symposium on Low power design, p.123-128, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224103]
	22	M. Eisele and J. Berthold, "Dynamic Gate Delay Modeling for Accurate Estimation of Glitch Power at Logic Level," in International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), Oct. 1995.
	23	A. Papoulis, P1vbability, Random Variables and Stochastic P1vcesses. McGraw- Hill, 1991.
	24	R H. Schneider, "PAPSAS: A Fast Switching Activity Simulator," in International Workshop on Power and Timing Modeling, Optimization and Simulation (PAT- MOS), pp. 350 - 360, Oct. 1995.
	25	Synopsys, Inc., VSS plvduct reference manual, 1995.

CITED BY 2

	Li-Pen Yuan , Chin-Chi Teng , Sung-Mo Kang, Statistical estimation of average power dissipation in sequential circuits, Proceedings of the 34th annual conference on Design automation, p.377-382, June 09-13, 1997, Anaheim, California, United States
	Kartik Mohanram , Nur A. Touba, Lowering power consumption in concurrent checkers via input ordering, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.11, p.1234-1243, November 2004