Design techniques for high performance, energy efficient control logic

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Design techniques for high performance, energy efficient control logic

Full text

Pdf (103 KB)

Source

International Symposium on Low Power Electronics and Design archive
Proceedings of the 1996 international symposium on Low power electronics and design table of contents

Monterey, California, United States

Pages: 97 - 100

Year of Publication: 1996

ISBN:0-7803-3571-6

Authors

Uming Ko	Texas Instruments Incorporated, P. O. Box 660199, M/S 8652, Dallas, TX
Anthony Hill	Texas Instruments Incorporated, P. O. Box 660199, M/S 8652, Dallas, TX
Poras T. Balsara	Department of Electrical Engineering, Univ. of Texas at Dallas, P. O. Box 830668, EC33, Richardson, TX

Sponsors

IEEE-CAS : Circuits & Systems
IEEE-SSCS : Solid Stat Circuits Council
SIGDA: ACM Special Interest Group on Design Automation

Publisher

IEEE Press Piscataway, NJ, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 12, Citation Count: 2

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	U. Ko and E T. Balsara, "High Performance, Energy Efficient, Master-Slave Flip-Flop Circuits," Proceedings of the 1995 IEEE Symposium on Low Power Electronics, pp. 16-17, October 1995.
	2	IBM, "Blue Lightning 486SLC Technology Preview," IBM, 1993.
	3	M. Johnson, Superscalar Microprocessor Design, Prentice Hall, New Jersey, 1991.
	4	John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
	5	N. Weste and K. Eshraghian, Principles of CMOS Design, Addison Wesley, 1993.
	6	G. Gerosa, S. Gary, C. Dietz, D. Pham, K. Hoover, J. Alvarez, H. Sanchez, E Ippolito, T. Ngo, J. Golab, N. Vanderschaaf, and J. Kathle, "2.2W, 80MHx Superscalar RISC Processor," IEEE Journal of Solid- State Circuits, vol. 29, no. 12, pp. 1440-1454, December 1994.
	7	Uming Ko , Poras T. Balsara , Wai Lee, Low-power design techniques for high-performance CMOS adders, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.327-333, June 1995 [doi>10.1109/92.386232]

CITED BY 2

	Uming Ko , Andrew Pua , Anthony Hill , Pranjal Srivastava, Hybrid dual-threshold design techniques for high-performance processors with low-power features, Proceedings of the 1997 international symposium on Low power electronics and design, p.307-311, August 18-20, 1997, Monterey, California, United States
	Vladimir Stojanovic , Vojin G. Oklobdzija , Raminder Bajwa, A unified approach in the analysis of latches and flip-flops for low-power systems, Proceedings of the 1998 international symposium on Low power electronics and design, p.227-232, August 10-12, 1998, Monterey, California, United States

INDEX TERMS

General Terms:
Design, Performance

Collaborative Colleagues:

Uming Ko: colleagues

Anthony Hill: colleagues

Poras T. Balsara: colleagues

Adobe Acrobat

QuickTime

Windows Media Player

Real Player