Lower bounds on power dissipation for DSP algorithms

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Lower bounds on power dissipation for DSP algorithms

Full text

Pdf (265 KB)

Source

International Symposium on Low Power Electronics and Design archive
Proceedings of the 1996 international symposium on Low power electronics and design table of contents

Monterey, California, United States

Pages: 43 - 48

Year of Publication: 1996

ISBN:0-7803-3571-6

Author

N. Shanbhag

ECE Dept./Coordinated Science Laboratory, University of Illinois at Urbana-Champaign

Sponsors

IEEE-CAS : Circuits & Systems
IEEE-SSCS : Solid Stat Circuits Council
SIGDA: ACM Special Interest Group on Design Automation

Publisher

IEEE Press Piscataway, NJ, USA

Bibliometrics

Downloads (6 Weeks): 4, Downloads (12 Months): 7, Citation Count: 1

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	M. Horowitz, T. Indermaur and R. Gonzalez, "Lowpower digital design", 199/t IEEE Symposium on Low Power Electronics, pp. 8-11, San Diego, Oct. 10-12.
	2	A. P. Chandrakasan, and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits", Proceedings of IEEE, vol. 83, no. 4, pp. 498- 523, April 1995.
	3	José Monteiro , Srinivas Devadas , Abhijit Ghosh, Retiming sequential circuits for low power, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.398-402, November 07-11, 1993, Santa Clara, California, United States
	4	William C. Athas , Lars J. Svensson , Jeffrey G. Koller , Nestoras Tzartzanis , Eric Ying-Chin Chou, Low-power digital systems based on adiabatic-switching principles, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.398-407, Dec. 1994 [doi>10.1109/92.335009]
	5	A. G. Dickinson and J. S. Denker, "Adiabatic dynamic logic", Proceedings of the Custom Integrated Circuits Conference, 1994.
	6	A. P. Chandrakasan, S. Sheng and R. W. Brodersen, "Low power CMOS digital design", IEEE J. of Solid-State Circuits, vol. 27, pp. 473-484, April 1992.
	7	J. B. Burr and J. Schott, "A 200mv self-test encoder,/decoder using Stanford ultra-low power CMOS", ISSCC '9It, pp. 84-85, San Fransisco, CA.
	8	E. A. Vittoz, "Low-power design: Ways to approach the limits", ISSCC '9It, pp. 14-18, San Fransisco, CA.
	9	J. D. Meindl, "Low power microelectronics: Retrospect and prospect", Proceedings of IEEE, vol. 83, no. 4, pp. 619-635, April 1995.
	10	L. I-Iellerman, "A measure of computational work", IEEE Trans. on Computers, vol. C-21, no. 5, pp. 439-446, May 1972.
	11	R. W. Cook and M. J. Flynn, "Logical network cost and entropy", IEEE Trans. on Computers, vol. C-22, no. 9, pp. 823-826, Sept. 1973.
	12	Kwang-Ting Cheng , Vishwani D. Agrawal, An entropy measure for the complexity of multi-output Boolean functions, Proceedings of the 27th ACM/IEEE conference on Design automation, p.302-305, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123282]
	13	Farid N. Najm, Towards a high-level power estimation capability, Proceedings of the 1995 international symposium on Low power design, p.87-92, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224097]
	14	Diana Marculescu , Radu Marculescu , Massoud Pedram, Information theoretic measures of energy consumption at register transfer level, Proceedings of the 1995 international symposium on Low power design, p.81-86, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224096]
	15	N. R. Shanbhag, "A fundamental basis for powerreduction in VLSI circuits", IEEE Intl. Symposium on Circuits and Systems, Atlanta, GA, May 1996.
	16	C. E. Shannon, "A mathematical theory of communications," Bell System Technical Journal, vol. 27, Part I, pp. 379-423, Part II, pp. 623-656.
	17	K. K. Parhi, "High-level transformations for DSP synthesis", Microsyslems for Multimedia Applications, ISCAS '95 Tutorial, Seattle, WA.
	18	T. Gabara, "Pulsed power supply CMOS - PPS CMOS", 199~ IEEE Symposium on Low Power Electronics, pp. 98-99, San Fransisco, CA.