The design of a high performance low power microprocessor

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

The design of a high performance low power microprocessor

Full text

Pdf (334 KB)

Source

International Symposium on Low Power Electronics and Design archive
Proceedings of the 1996 international symposium on Low power electronics and design table of contents

Monterey, California, United States

Pages: 11 - 16

Year of Publication: 1996

ISBN:0-7803-3571-6

Author

Dan Dobberpuhl

Digital Semiconductor, Palo Alto, CA

Sponsors

IEEE-CAS : Circuits & Systems
IEEE-SSCS : Solid Stat Circuits Council
SIGDA: ACM Special Interest Group on Design Automation

Publisher

IEEE Press Piscataway, NJ, USA

Bibliometrics

Downloads (6 Weeks): 5, Downloads (12 Months): 30, Citation Count: 13

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	~ D., eL al., "A 2(X)~z ~b D,a;-~s,c CMOS Micf0l~0~eE~," IEEE Jcmnml of Solid State Circuits, voL 27, no. 11, Nov., 1992.
	2	~owski, P., et. al., "A 433MHz 64b Quad-Issue CMOS RISC Mi~,'" ISSCC Digest of Technical Papers, pp, 222-223, Feb., 1996.
	3	Mmtanaro, J., eL al., "A 160MHz 32b 0.5W CMOS RISC Microprocessor," ISSCC Digest of Technical ~, pp. 214-215, Feb., 1996.
	4	Bowhill, W., et. al., "A 300MHz 64b Quad-lssue CMOS RISC Microprocessor," ISSCC Digest of Technical Papers, pp. 182-183, Feb., 1995.
	5	yon Kaenel, V., et. al., "A 320MHz, 1.5mW CMOS PLL for Microprocessor Cloc~ Generation," ISSCC Digest of Technical Papers, pp. 132-133, Feb., 1996.

CITED BY 13

	Bryan Ackland , Chris Nicol, High performance DSPs - what's hot and what's not?, Proceedings of the 1998 international symposium on Low power electronics and design, p.1-6, August 10-12, 1998, Monterey, California, United States
	Atul Kalambur , Mary Jane Irwin, An extended addressing mode for low power, Proceedings of the 1997 international symposium on Low power electronics and design, p.208-213, August 18-20, 1997, Monterey, California, United States
	R. S. Bajwa , N. Schumann , H. Kojima, Power analysis of a 32-bit RISC microcontroller integrated with a 16-bit DSP, Proceedings of the 1997 international symposium on Low power electronics and design, p.137-142, August 18-20, 1997, Monterey, California, United States
	Richard Fromm , Stylianos Perissakis , Neal Cardwell , Christoforos Kozyrakis , Bruce McGaughy , David Patterson , Tom Anderson , Katherine Yelick, The energy efficiency of IRAM architectures, ACM SIGARCH Computer Architecture News, v.25 n.2, p.327-337, May 1997
	Siva Narendra , Vivek De , Dimitri Antoniadis , Anantha Chandrakasan , Shekhar Borkar, Scaling of stack effect and its application for leakage reduction, Proceedings of the 2001 international symposium on Low power electronics and design, p.195-200, August 2001, Huntington Beach, California, United States
	Victor Zyuban, Optimization of scannable latches for low energy, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.778-788, October 2003
	Victor V. Zyuban , Peter M. Kogge, Inherently Lower-Power High-Performance Superscalar Architectures, IEEE Transactions on Computers, v.50 n.3, p.268-285, March 2001
	Hisashige Ando , Nestoras Tzartzanis , William W. Walker, A case study: power and performance improvement of a chip multiprocessor for transaction processing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.7, p.865-868, July 2005
	Dirk Grunwald , Charles B. Morrey, III , Philip Levis , Michael Neufeld , Keith I. Farkas, Policies for dynamic clock scheduling, Proceedings of the 4th conference on Symposium on Operating System Design & Implementation, p.6-6, October 22-25, 2000, San Diego, California
	Fang Fang , Tsuhan Chen , Rob A. Rutenbar, Lightweight floating-point arithmetic: case study of inverse discrete cosine transform, EURASIP Journal on Applied Signal Processing, v.2002 n.1, p.879-892, January 2002
	Suwen Yang , Mark R. Greenstreet, Simulating improbable events, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
	Rajiv A. Ravindran , Pracheeti D. Nagarkar , Ganesh S. Dasika , Eric D. Marsman , Robert M. Senger , Scott A. Mahlke , Richard B. Brown, Compiler Managed Dynamic Instruction Placement in a Low-Power Code Cache, Proceedings of the international symposium on Code generation and optimization, p.179-190, March 20-23, 2005
	Shrirang M. Yardi , Michael S. Hsiao , Thomas L. Martin , Dong S. Ha, Quality-Driven Proactive Computation Elimination for Power-Aware Multimedia Processing, Proceedings of the conference on Design, Automation and Test in Europe, p.340-345, March 07-11, 2005