Synthesis using sequential functional modules (SFMs)

ABSTRACT

This paper presents a new method used in our RTL-synthesis tool to perform technology mapping with Sequential Functional Modules (SFMs) such as counters, accumulators, shift-registers, or rotators from any target or macro library. If the library contains SFMs, the method automatically recognizes them. If an RTL design contains patterns that can be implemented on SFMs, the method maps them to the SFMs found in the target library. This mapping reduces the design time by leveraging the library developer' s effort, leads to more regular and often smaller and faster designs, and helps to reduce timing and routing problems at later stages of the design process.

REFERENCES

• 1: Alfred V. Aho , Mahadevan Ganapathi , Steven W. K. Tjiang, Code generation using tree matching and dynamic programming, ACM Transactions on Programming Languages and Systems (TOPLAS), v.11 n.4, p.491-516, Oct. 1989 [doi>10.1145/69558.75700]
• 2: C.T. Chang, K. Rose, and R. A. Walker. Cluster-Oriented Scheduling in Pipelined Data Path Synthesis. In Proc. of the IEEE International Conference on Computer Design, Cambridge, Massachusetts, Oct. 3- 6 1993. IEEE Computer Society Press.
• 3: M. Corazao , M. Khalaf , L. Guerra , M. Potkonjak , J. Rabaey, Instruction set mapping for performance optimization, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.518-521, November 07-11, 1993, Santa Clara, California, United States
• 4: Nikil D. Dutt , James R. Kipps, Bridging high-level synthesis to RTL technology libraries, Proceedings of the 28th conference on ACM/IEEE design automation, p.526-529, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127726]
• 5: K. Keutzer, DAGON: technology binding and local optimization by DAG matching, Proceedings of the 24th ACM/IEEE conference on Design automation, p.341-347, June 28-July 01, 1987, Miami Beach, Florida, United States [doi>10.1145/37888.37940]
• 6: Peter Marwedel, Tree-based mapping of algorithms to predefined structures, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.586-593, November 07-11, 1993, Santa Clara, California, United States
• 7: M.C. McFarland, A. C. Parker, and R. Camposano. The High Level Synthesis of Digital Systems. Proceedings of the IEEE, 78(2):301- 318, Feb. 1990.
• 8: Michael Quayle , ChiLai Huang, Complex Operator Synthesis, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.514-517, October 10-12, 1994
• 9: D. S. Rao , F. J. Kurdahi, Partitioning by regularity extraction, Proceedings of the 29th ACM/IEEE conference on Design automation, p.235-238, June 08-12, 1992, Anaheim, California, United States
• 10: B. Sharma, M. Mahmood, N. V. Zanden, and A. Ginetti. Flexible Datapath Synthesis Using Parameterized HDL Components. In Proc. of 3rd Asia Pacific Conf. on Hardware Description Language, pages 82-85, Bangalore, India, Jan. 8-10 1996.
• 11: Proc. of the IEEE/ACM International Conference on Computer- Aided Design, Santa Clara, California, Nov. 7-11 1993. IEEE Computer Society Press.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.2 Design Aids
          Subjects: Automatic synthesis

Additional Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.2 Design Aids
          Subjects: Hardware description languages

General Terms:
Algorithms, Design, Performance