Register-transfer level estimation techniques for switching activity and power consumption

ABSTRACT

We present techniques for estimating switching activity and power consumption in register-transfer level (RTL) circuits. Previous work on this topic has ignored the presence of glitching activity at various data path and control signals, which can lead to significant underestimation of switching activity. For data path blocks that operate on word-level data, we construct piecewise linear models that capture the variation of output glitching activity and power consumption with various word-level parameters like mean, standard deviation, spatial and temporal correlations, and glitching activity at the block's inputs. For RTL blocks that operate on data that need not have an associated word-level value, we present accurate bit-level modeling techniques for glitching activity as well as power consumption. This allows us to perform accurate power estimation for control-flow intensive circuits, where most of the power consumed is dissipated in non-arithmetic components like multiplexers, registers, vector logic operators, etc. Since the final implementation of the controller is not available during high-level design iterations, we develop techniques that estimate glitching activity at control signals using control expressions and partial delay information. Experiments on example RTL designs resulted in power estimates that were within 7% of those produced by an inhouse power analysis tool on the final gate-level implementation.

REFERENCES

• 1: C. Ramachandran , F. J. Kurdahi , D. D. Gajski , A. C.-H. Wu , V. Chaiyakul, Accurate layout area and delay modeling for system level design, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.355-361, November 1992, Santa Clara, California, United States
• 2: Andreas Kuehlmann , Reinaldo A. Bergamaschi, Timing analysis in high-level synthesis, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.349-354, November 1992, Santa Clara, California, United States
• 3: E K. Jha and N. D. Dutt, "Rapid estimation for parameterized components in high-level synthesis," IEEE Trans. VLSI Systems, vol. 1, pp. 296-303, Sept. 1993.
• 4: Subhrajit Bhattacharya , Sujit Dey , Franc Brglez, Provably correct high-level timing analysis without path sensitization, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.736-742, November 06-10, 1994, San Jose, California, United States
• 5: S.R. Powell and E M. Chau, "Estimating power dissipation of VLSI signal processing chips: the PFA technique," in Proc. VLSI Signal Processing IV, pp. 250-259,1990.
• 6: Paul E. Landman , Jan M. Rabaey, Architectural power analysis: the dual bit type method, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.173-187, June 1995 [doi>10.1109/92.386219]
• 7: Diana Marculescu , Radu Marculescu , Massoud Pedram, Information theoretic measures of energy consumption at register transfer level, Proceedings of the 1995 international symposium on Low power design, p.81-86, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224096]
• 8: Farid N. Najm, Towards a high-level power estimation capability, Proceedings of the 1995 international symposium on Low power design, p.87-92, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224097]
• 9: Paul E. Landman , Jan M. Rabaey, Activity-sensitive architectural power analysis for the control path, Proceedings of the 1995 international symposium on Low power design, p.93-98, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224098]
• 10: CSIM Version 5 Users Manual. Systems LSI Division, NEC Corp., 1993.
• 11: S. Dey, A. Raghunathan, and N. K. Jha, "Register-trasfer level estimation techniques for switching activity and power consumption," Tech. Rep. 96-C017-4, NEC USA, Princeton, NJ, Apr. 1996.
• 12: G. Casella and R. L. Berger, Statistical Inference. Duxbury Press, Belmont, CA, 1990.
• 13: Donald E. Knuth, The art of computer programming, volume 2 (3rd ed.): seminumerical algorithms, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1997
• 14: High-level synthesis benchmarks, CAD Benchmarking Laboratory, Research Triangle Park, NC.
• 15: Subhrajit Bhattacharya , Sujit Dey , Franc Brglez, Performance analysis and optimization of schedules for conditional and loop-intensive specifications, Proceedings of the 31st annual conference on Design automation, p.491-496, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196477]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.2 Design Aids
          Subjects: Optimization

Additional Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.2 Design Aids
          Subjects: Simulation

General Terms:
Algorithms, Design, Measurement, Performance

Keywords:
RTL designs, gate-level implementation, glitching, logic design, power consumption, register-transfer level estimation, switching activity