Combined control flow dominated and data flow dominated high-level synthesis

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Combined control flow dominated and data flow dominated high-level synthesis

Full text

Pdf (195 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 33rd annual Design Automation Conference table of contents

Las Vegas, Nevada, United States

Pages: 573 - 578

Year of Publication: 1996

ISBN:0-89791-779-0

Authors

E. Berrebi	TIMA 46, av. Félix Viallet 38031 Grenoble, France and SGS-Thomson Microelectronics 850, rue Jean Monnet, BP16 38921 Crolles, France
P. Kission	TIMA 46, av. Félix Viallet 38031 Grenoble, France
S. Vernalde	IMEC Kapeldreef 75 B-3001 Leuven, Belgium
S. De Troch	IMEC Kapeldreef 75 B-3001 Leuven, Belgium
J. C. Herluison	SGS-Thomson Microelectronics 850, rue Jean Monnet, BP16 38921 Crolles, France
J. Fréhel	SGS-Thomson Microelectronics 850, rue Jean Monnet, BP16 38921 Crolles, France
A. A. Jerraya	TIMA 46, av. Félix Viallet 38031 Grenoble, France
I. Bolsens	IMEC Kapeldreef 75 B-3001 Leuven, Belgium

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
EDAC : Electronic Design Automation Consortium

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 8, Citation Count: 3

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/240518.240627 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	R.K. Brayton, R. Camposano, G. de Micheli, R.H.J.M. Otton, and J. Van Eijndhoven. Silicon Compilation, chapter The Yorktown Silicon Compiler System, pages 204-310. Addison-Wesley Publishing Company, D.D. Gajski edition, 1988.
	2	R. Camposano, R.A. Bergamaschi, C.E. Haynes, M. Payer, and S.M. Wu. Trends in High-Level Synthesis, chapter The IBM High-Level Synthesis System. Kluwer Academic Publishers, 1991.
	3	Thomas E. Fuhrman, Industrial extensions to university high level synthesis tools: Making it work in the real world, Proceedings of the 28th conference on ACM/IEEE design automation, p.520-525, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127725]
	4	Daniel D. Gajski , Loganath Ramachandran, Introduction to High-Level Synthesis, IEEE Design & Test, v.11 n.4, p.44-54, October 1994 [doi>10.1109/54.329454]
	5	Mark Genoe , Paul Vanoostende , Geert van Wauwe, On the use of VHDL-based behavioral synthesis for telecom ASIC design, Proceedings of the 8th international symposium on System synthesis, p.96-103, September 13-15, 1995, Cannes, France [doi>10.1145/224486.224514]
	6	M. Harrand, et al. A Single Chip Videophone Video Encoder/Decoder. In Proc. of IEEE International Solid-State Circuits Conference, pages 292-293, February 1995.
	7	IMEC. Cathedral-2~3 Silicon Compiler for Real Time Signal Processing.
	8	M. Koster, et al. J. Biesenack. The Siemens High-Level Synthesis System, CALLAS. In 6th Intl. High-Level Synthesis Wkshop, November 1992.
	9	A.A. Jerraya, et al. A Pragmatic Approach to Behavioural Synthesis. Electronic Engineering, 1995.
	10	Polen Kission , Hong Ding , Ahmed A. Jerraya, Structured design methodology for high-level design, Proceedings of the 31st annual conference on Design automation, p.466-471, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196470]
	11	D. Knapp , T. Ly , D. MacMillen , R. Miller, Behavioral synthesis methodology for HDL-based specification and validation, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.286-291, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217543]
	12	P. E. R. Lippens , J. L. van Meerbergen , A. van der Werf , W. F. J. Verhaegh , B. T. McSweeney , J. O. Huisken , O. P. McArdle, PHIDEO: a silicon compiler for high speed algorithms, Proceedings of the conference on European design automation, February 25-28, 1991, Amsterdam, The Netherlands
	13	Giovanni De Micheli , David Ku , Frederic Mailhot , Thomas Truong, The Olympus Synthesis System, IEEE Design & Test, v.7 n.5, p.37-53, September 1990 [doi>10.1109/54.60605]
	14	Pierre Paulin , Jean Fréhel , Michel Harrand , Elisabeth Berrebi , Clifford Liem , François Naçabal , Jean-Claude Herluison, High-level synthesis and codesign methods: an application to a videophone codec, Proceedings of the conference on European design automation, p.444-451, September 18-22, 1995, Brighton, England
	15	Zebo Peng, Synthesis of VLSI systems with the CAMAD design aid, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.278-284, July 1986, Las Vegas, Nevada, United States
	16	D. E. Thomas , E. M. Dirkes , R. A. Walker , J. V. Rajan , J. A. Nestor , R. L. Blackburn, The system architect's workbench, Proceedings of the 25th ACM/IEEE conference on Design automation, p.337-343, June 12-15, 1988, Atlantic City, New Jersey, United States
	17	S. Vernalde, P. Schaumont, I. Bolsens, H. De Man, and J. Fr~hel. Synthesis of high throughput DSP ASICs using Application Specific Datapaths. DSP ~ Multimedia Technology, June 1994.
	18	Adrian Wise. Introduction To Motion Picture Coding and the CCITT Algorithm., December 1989.
	19	W. Wolf, et al. Architectural Optimization Methods For Control Dominated Machines. In R. Camposano and W. Wolf, editor, High Level VHDL Synthesis. Kluwer Academic Publishers, 1991.

CITED BY 3

	Luigi Carro , Márcio Kreutz , Flávio R. Wagner , Márcio Oyamada, System synthesis for multiprocessor embedded applications, Proceedings of the conference on Design, automation and test in Europe, p.697-702, March 27-30, 2000, Paris, France
	Imed Moussa , Zoltan Sugar , Rodolph Suescun , Mario Diaz-Nava , Marco Pavesi , Salvatore Crudo , Luca Gazi , Ahmed Amine Jerraya, Comparing RTL and behavioral design methodologies in the case of a 2M-transistor ATM shaper, Proceedings of the 36th ACM/IEEE conference on Design automation, p.598-603, June 21-25, 1999, New Orleans, Louisiana, United States
	Clifford Liem , François Naçabal , Carlos Valderrama , Pierre Paulin , Ahmed Jerraya, System-on-a-Chip Cosimulation and Compilation, IEEE Design & Test, v.14 n.2, p.16-25, April 1997