Constructing application-specific heterogeneous embedded architectures from custom HW/SW applications

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Constructing application-specific heterogeneous embedded architectures from custom HW/SW applications

Full text

Pdf (98 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 33rd annual Design Automation Conference table of contents

Las Vegas, Nevada, United States

Pages: 521 - 526

Year of Publication: 1996

ISBN:0-89791-779-0

Authors

Steven Vercauteren	IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
Bill Lin	IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
Hugo De Man	IMEC, Kapeldreef 75, B-3001 Leuven, Belgium

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
EDAC : Electronic Design Automation Consortium

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 22, Citation Count: 30

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/240518.240617 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	G. Berry, R Couronne, and G. Gonthier. The synchronous approach to reactive and real-time sysems. IEEE Proceedings, 79, September 1991.
	2	J.T. Buck et al. Ptolemy: A framework for simulating and prototyping heterogeneous systems. International Journal on Computer Simulation, January 1994.
	3	Massimilano Chiodo , Paolo Giusto , Attila Jurecska , Harry C. Hsieh , Alberto Sangiovanni-Vincentelli , Luciano Lavagno, Hardware-Software Codesign of Embedded Systems, IEEE Micro, v.14 n.4, p.26-36, August 1994 [doi>10.1109/40.296155]
	4	Pai H. Chou , Ross B. Ortega , Gaetano Borriello, The Chinook hardware/software co-synthesis system, Proceedings of the 8th international symposium on System synthesis, p.22-27, September 13-15, 1995, Cannes, France [doi>10.1145/224486.224491]
	5	H. De Man, I. Bolsens, B. Lin, K. Van Rompaey, S. Vercauteren, and D. Verkest. Co-design of DSP systems. NATO ASI Hardware~Software Co-Design, Tremezzo, June 1995.
	6	Rolf Ernst , Jorg Henkel , Thomas Benner, Hardware-Software Cosynthesis for Microcontrollers, IEEE Design & Test, v.10 n.4, p.64-75, October 1993 [doi>10.1109/54.245964]
	7	Daniel D. Gajski , Frank Vahid , Sanjiv Narayan , Jie Gong, Specification and design of embedded systems, Prentice-Hall, Inc., Upper Saddle River, NJ, 1994
	8	Gert Goossens , Ivo Bolsens , Bill Lin , Francky Catthoor, Design of heterogeneous ICs for mobile and personal communication systems, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.524-531, November 06-10, 1994, San Jose, California, United States
	9	Rajesh K. Gupta , Giovanni De Micheli, Hardware-Software Cosynthesis for Digital Systems, IEEE Design & Test, v.10 n.3, p.29-41, July 1993 [doi>10.1109/54.232470]
	10	David Harel, Statecharts: A visual formalism for complex systems, Science of Computer Programming, v.8 n.3, p.231-274, June 1, 1987 [doi>10.1016/0167-6423(87)90035-9]
	11	R .N. Hilfinger et al. DSP specification using the Silage language. Proceedings International Conference on Acoustics, Speech and Signal Processing, page 1057- 1060. April 1990.
	12	C. A. R. Hoare, Communicating sequential processes, Prentice-Hall, Inc., Upper Saddle River, NJ, 1985
	13	IEEE, IEEE/ANSI Standard 1014, Versatile Backplane Bus: VMEbus, IEEE Service Center, Piscataway, N J, 1987.
	14	C. A. Valderrama , A. Changuel , P. V. Raghavan , M. Abid , T. Ben Ismail , A. A. Jerraya, A unified model for co-simulation and co-synthesis of mixed hardware/software systems, Proceedings of the 1995 European conference on Design and Test, p.180, March 06-09, 1995
	15	T.B. Ismail, K. O'Brien, and A. A. Jerraya. Interactive system-level partitioning with PARTIE Proc. EDAC-94, Paris, France, February, 1994.
	16	Asawaree Kalavade , Edward A. Lee, A Hardware-Software Codesign Methodology for DSP Applications, IEEE Design & Test, v.10 n.3, p.16-28, July 1993 [doi>10.1109/54.232469]
	17	D. Lanneer, J. Van Praet, K. Schoofs, W. Geurts, A. Kifli, E Thoen, and G. Goossens. Chess: retargetable code generation for embedded processors. In R Marwedel and G. Goossens, editors, Code Generation for Embedded Processors. Kluwer Academic Publishers, Boston, 1995.
	18	Rudy Lauwereins , Marc Engels , Marleen Adé , J. a. Peperstraete, Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, v.28 n.2, p.35-43, February 1995 [doi>10.1109/2.347998]
	19	E. A. Lee and D. G. Messerschmitt. Synchronous data flow. IEEE Proceedings, September 1987.
	20	Bill Lin , Steven Vercauteren, Synthesis of concurrent system interface modules with automatic protocol conversion generation, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.101-108, November 06-10, 1994, San Jose, California, United States
	21	R G. Paulin, C. Liem, T. C. May, and S. Sutarwala. FlexWare : a flexible firmware development environment for embedded systems. In Code generation for embedded processors, pp. 67-84, Kluwer Acad. Publ., Boston, 1995.
	22	A. W. Roscoe , C. A. R. Hoare, The laws of Occam programming, Theoretical Computer Science, v.60 n.2, p.177-229, September 1988 [doi>10.1016/0304-3975(88)90049-7]
	23	C.L. Seitz. System Timing. In C..A. Mead and L. A. Conway, editors, Introduction to VLSI Systems, Chapter 7, Addison-Wesley, 1980.
	24	Mani B. Srivastava , Brian C. Richards , Robert W. Brodersen, System level hardware module generation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.20-35, March 1995 [doi>10.1109/92.365451]
	25	K. van Berkel. Handshake circuits: an intermediary between communicating processes and VLSI. Ph.D thesis, Philips Research Laboratories, Eindhoven, The Netherlands, 1992.
	26	A. van Someren and C. Atack. The ARM RISC Chip, A programmer's Guide. Addison-Wesley Publishing Company, 1994. ISBN 0201406950.
	27	Y. Therasse, G. Petit, M. Delvaux, "VLSI Architecture of a SMDS/ATM Router", in Annales des T616communications, Vol. 48, No. 3-4, 1993.
	28	Martin de Prycker, Asynchronous transfer mode: solution for broadband ISDN, Ellis Horwood, Upper Saddle River, NJ, 1991

CITED BY 30

	Bill Lin, A system design methodology for software/hardware co-development of telecommunication network applications, Proceedings of the 33rd annual conference on Design automation, p.672-677, June 03-07, 1996, Las Vegas, Nevada, United States
	M. Gasteier , M. Münch , M. Glesner, Generation of interconnect topologies for communication synthesis, Proceedings of the conference on Design, automation and test in Europe, p.36-43, February 23-26, 1998, Le Palais des Congrés de Paris, France
	Om Prakash Gangwal , André Nieuwland , Paul Lippens, A scalable and flexible data synchronization scheme for embedded HW-SW shared-memory systems, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
	Michael Eisenring , Jürgen Teich, Domain-specific interface generation from dataflow specifications, Proceedings of the 6th international workshop on Hardware/software codesign, p.43-47, March 15-18, 1998, Seattle, Washington, United States
	Martijn J. Rutten , Jos T. J. van Eijndhoven , Evert-Jan D. Pol, Design of multi-tasking coprocessor control for Eclipse, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado
	Damien Lyonnard , Sungjoo Yoo , Amer Baghdadi , Ahmed A. Jerraya, Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip, Proceedings of the 38th conference on Design automation, p.518-523, June 2001, Las Vegas, Nevada, United States
	Sungjoo Yoo , Gabriela Nicolescu , Damien Lyonnard , Amer Baghdadi , Ahmed A. Jerraya, A generic wrapper architecture for multi-processor SoC cosimulation and design, Proceedings of the ninth international symposium on Hardware/software codesign, p.195-200, April 2001, Copenhagen, Denmark
	A. Baghdadi , D. Lyonnard , N. Zergainoh , A. Jerraya, An efficient architecture model for systematic design of application-specific multiprocessor SoC, Proceedings of the conference on Design, automation and test in Europe, p.55-63, March 2001, Munich, Germany
	G. Gogniat , M. Auguin , L. Bianco , A. Pegatoquet, A codesign back-end approach for embedded system design, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.3, p.492-509, July 2000
	Junyu Peng , Daniel Gajski, Optimal message-passing for data coherency in distributed architecture, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
	L. Freund , M. Israel , F. Rousseau , J. M. Bergé , M. Auguin , C. Belleudy , G. Gogniat, A codesign experiment in acoustic echo cancellation: GMDF&agr;, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.4, p.365-383, Oct. 1997
	James A. Rowson , Alberto Sangiovanni-Vincentelli, Interface-based design, Proceedings of the 34th annual conference on Design automation, p.178-183, June 09-13, 1997, Anaheim, California, United States
	Jean-Marc Daveau , Gilberto Fernandes Marchioro , Tarek Ben-Ismail , Ahmed Amine Jerraya, Protocol selection and interface generation for HW-SW codesign, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
	Roman L. Lysecky , Frank Vahid , Tony D. Givargis, Techniques for reducing read latency of core bus wrappers, Proceedings of the conference on Design, automation and test in Europe, p.84-91, March 27-30, 2000, Paris, France
	Roman L. Lysecky , Frank Vahid , Tony D. Givargis, Experiments with the peripheral virtual component interface, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain
	David Hwang , Bo-Cheng Lai , Patrick Schaumont , Kazuo Sakiyama , Yi Fan , Shenglin Yang , Alireza Hodjat , Ingrid Verbauwhede, Design flow for HW / SW acceleration transparency in the thumbpod secure embedded system, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Férid Gharsalli , Damien Lyonnard , Samy Meftali , Frédéric Rousseau , Ahmed A. Jerraya, Unifying memory and processor wrapper architecture in multiprocessor SoC design, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
	Taeweon Suh , Hsien-Hsin S. Lee , Douglas M. Blough, Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 1, IEEE Micro, v.24 n.4, p.33-41, July 2004
	Frank Vahid , Tony Givargis, Incorporating cores into system-level specification, Proceedings of the 11th international symposium on System synthesis, p.43-48, December 02-04, 1998, Hsinchu, Taiwan, China
	Roman Lysecky , Frank Vahid, Prefetching for improved bus wrapper performance in cores, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.1, p.58-90, January 2002
	Clifford Liem , François Naçabal , Carlos Valderrama , Pierre Paulin , Ahmed Jerraya, System-on-a-Chip Cosimulation and Compilation, IEEE Design & Test, v.14 n.2, p.16-25, April 1997
	Adriano Sarmento , Lobna Kriaa , Arnaud Grasset , Mohamed-Wassim Youssef , Aimen Bouchhima , Frederic Rousseau , Wander Cesario , Ahmed Amine Jerraya, Service dependency graph: an efficient model for hardware/software interfaces modeling and generation for SoC design, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA
	M. Anouar Dziri , Firaz Samet , Flavio Rech Wagner , Wander O. Cesário , Ahmed A. Jerraya, Combining architecture exploration and a path to implementation to build a complete SoC design flow from system specification to RTL, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan
	Ali Sayinta , Gorkem Canverdi , Marc Pauwels , Amer Alshawa , Wim Dehaene, A Mixed Abstraction Level Co-Simulation Case Study Using SystemC for System on Chip Verification, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20095, March 03-07, 2003
	Thomas Benner , Rolf Ernst, An Approach to Mixed Systems Co-Synthesis, Proceedings of the 5th International Workshop on Hardware/Software Co-Design, p.9, March 24-26, 1997
	Frank Vahid , Linus Tauro, An Object-Oriented Communication Library for Hardware-Software CoDesign, Proceedings of the 5th International Workshop on Hardware/Software Co-Design, p.81, March 24-26, 1997
	Roman Lysecky , Frank Vahid , Tony Givargis , Rilesh Patel, Pre-Fetching for Improved Core Interfacing, Proceedings of the 12th international symposium on System synthesis, p.51, November 01-04, 1999
	Taeweon Suh , Douglas M. Blough , Hsien-Hsin S. Lee, Supporting Cache Coherence in Heterogeneous Multiprocessor Systems, Proceedings of the conference on Design, automation and test in Europe, p.21150, February 16-20, 2004
	Chen Kang Lo , Ren Song Tsay, Automatic generation of Cycle Accurate and Cycle Count Accurate transaction level bus models from a formal model, Proceedings of the 2009 Conference on Asia and South Pacific Design Automation, January 19-22, 2009, Yokohama, Japan
	Andreas Hansson , Kees Goossens , Marco Bekooij , Jos Huisken, CoMPSoC: A template for composable and predictable multi-processor system on chips, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.1, p.1-24, January 2009