ACM Home Page
Please provide us with feedback. Feedback
A new hybrid methodology for power estimation
Full text PdfPdf (402 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 33rd annual Design Automation Conference table of contents
Las Vegas, Nevada, United States
Pages: 439 - 444  
Year of Publication: 1996
ISBN:0-89791-779-0
Authors
David Ihsin Cheng  Dept. of Electrical and Computer Engineering, Univ. of California, Santa Barbara, CA
Kwang-Ting Cheng
Deborah C. Wang  LSI Logic Corp., Milpitas, CA
Malgorzata Marek-Sadowska  Dept. of Electrical and Computer Engineering, Univ. of California, Santa Barbara, CA
Sponsors
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
EDAC : Electronic Design Automation Consortium
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 2,   Downloads (12 Months): 9,   Citation Count: 5
Additional Information:

references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/240518.240602
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
R.Burch, F.N. Najm, P.Yang, and T.N.Trick, "A Monte Carlo Approach for Power Estimation", IEEE Tran. on VLSI, Mar. 1993, pp. 63-71.
 
2
David I. Cheng, M. Marek-Sadowska, and K.T. Cheng, "Speeding Up Power Estimation by Topological Analysis," Proc. CICC-95, pp.623-626.
 
3
David I. Cheng, K.T. Cheng, D.C. Wang, and M. Marek- Sadowska, "A Hybrid Methodology for Power Estimation," Tech Report, ECE Dept., UC, Santa Barbara.
 
4
 
5
 
6
J.Monteiro, S.Devadas, B.Lin, C.Tsui, and M.Pedram, "Exact and Approximate Methods of Switching Activity Estimation in Sequential Logic Circuits," Proc. Int. Work- ~ h~p on Low Power Design, pp. 117-122, Apr. 1994.
7
 
8
E.Sentovich et al., "SIS:A System for Sequential Circuit Synthesis" Memo. UCB/ERL M92/41, UC, Berkeley.
 
9
S.C.Seth, B.B.Bhattacharya, V.D.Agrawal, "An exact analysis for efficient computation of random pattern testability in combinational circuits," Proc. Fault-Tolerant Comput. Symp., pp. 318-323, 1986.
 
10
11


Collaborative Colleagues:
David Ihsin Cheng: colleagues
Kwang-Ting Cheng: colleagues
Deborah C. Wang: colleagues
Malgorzata Marek-Sadowska: colleagues