Synthesis tools for mixed-signal ICs

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Synthesis tools for mixed-signal ICs: progress on frontend and backend strategies

Full text

Pdf (91 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 33rd annual Design Automation Conference table of contents

Las Vegas, Nevada, United States

Pages: 298 - 303

Year of Publication: 1996

ISBN:0-89791-779-0

Authors

L. Richard Carley	Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA
Georges G. E. Gielen	Electrical Engineering, Katholieke Universiteit Leuven, Leuven, Belgium
Rob A. Rutenbar	Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA
Willy M. C. Sansen	Electrical Engineering, Katholieke Universiteit Leuven, Leuven, Belgium

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
EDAC : Electronic Design Automation Consortium

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 23, Citation Count: 18

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/240518.240573 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	R. Harjani, R. Rutenbar, L. Carley, "OASYS: a framework for analog circuit synthesis," IEEE Trans. CAD, Vol. 8, No. 12, pp. 1247-1266, December 1989.
	2	G. Gielen, K. Swings, W. Sansen, "Open analog synthesis system based on declarative models," chapter 18 in Analog Circuit Design (J. Huijsing, R. van der Plassche and W. Sansen. eds.), Kluwer Academic Publishers, pp. 421-445, 1993.
	3	E. Malavasi et al., "A top-down, constraint-driven design methodology for analog integrated circuits," chapter 13 in Analog Circuit Design (J. Huijsing, R. van der Plassche and W. Sansen. eds.), Kluwer Academic Publishers, pp. 285-324, 1993.
	4	M. Degrauwe, et al., "IDAC: an interactive design tool for analog CMOS circuits," IEEE JSSC, Vol. 22, No. 6, pp. 1106- 1116, December 1987.
	5	G. Beenker, J. Conway, G. Schrooten, A. Slenter, "Analog CAD for consumer ICs," chapter 15 in "Analog circuit design" Analog Circuit Design (J. Huijsing, R. van der Plassche and W. Sansen. eds.), Kluwer Academic Publishers, pp. 347- 367, 1993.
	6	R. Henderson, et al., "A spreadsheet interface for analog design knowledge capture and re-use," Proc. IEEE CICC, 13.3, May 1993.
	7	E E1-Turky, E. Perry, "BLADES: an artificial intelligence approach to analog circuit design," IEEE Trans. CAD, Vol. 8, No. 6, pp. 680-692, June 1989.
	8	H. Koh, C. S6quin, E Gray, "OPASYN: a compiler for CMOS operational amplifiers," IEEE Trans. CAD, Vol. 9, No. 2, pp. 113-125, February 1990.
	9	G. Jusuf, E Gray, A. Sangiovanni-Vincentelli, "CADICS - Cyclic analog-to- digital converter synthesis," Proc. ACM/IEEE ICCAD, pp. 286- 289, 1990.
	10	G. Gielen, H. Walscharts, W. Sansen, "Analog circuit design optimization based on symbolic simulation and simulated annealing," IEEE JSSC, Vol. 25, No. 3, pp. 707-713, June 1990.
	11	Georges G. Gielen , Willy M. Sansen, Symbolic Analysis for Automated Design of Analog Integrated Circuits, Kluwer Academic Publishers, Norwell, MA, 1991
	12	G. Gielen, H. Walscharts, W. Sansen, "ISAAC: a symbolic simulator for analog integrated circuits," IEEE JSSC, Vol. 24, No. 6, pp. 1587- 1597, Dec. 1989.
	13	Koen Swings , Willy Sansen, DONALD: a workbench for interactive design space exploration and sizing of analog circuits, Proceedings of the conference on European design automation, February 25-28, 1991, Amsterdam, The Netherlands
	14	K. Swings , W. Sansen, ARIADNE: a constraint-based approach to computer-aided synthesis and modeling of analog integrated circuits, Analog Integrated Circuits and Signal Processing, v.3 n.3, p.197-215, May 1993 [doi>10.1007/BF01239361]
	15	P. Veselinovic , D. Leenaerts , W. van Bokhoven , F. Leyn , F. Proesmans , G. Gielen , W. Sansen, A flexible topology selection program as part of an analog synthesis system, Proceedings of the 1995 European conference on Design and Test, p.119, March 06-09, 1995
	16	G. Gielen, et al., "An analog module generator for mixed analog/digital ASIC design," International Journal of Circuit Theory and Applications, Vol. 23, pp. 269-283, July-August 1995.
	17	J.E Harvey, et al., "STAIC: An interactive framework for synthesizing CMOS and BiCMOS analog circuits," IEEE Trans. CAD, Vol. 11, No. 11, pp. 1402-1415, Nov. 1992.
	18	C. Toumazou, C.A. Makris, "Analog IC design automation: Part I -- Automated circuit generation: New concepts and methods," IEEE Trans. CAD, Vol. 14, No. 2, pp. 218-238, Feb. 1995.
	19	N. Horta, J. Franca, C. Leme, "Automated high level synthesis of data conversion systems," chapter 17 of Analogue-Digital Asics - Circuit Techniques, Design Tool And Applications (Soin, Maloberti and Franca, eds.), Peter Peregrinus Ltd., 1991.
	20	E Medeiro, B. P6rez-Verdfi, A. Rodrfguez-Vfizquez, J. L. Huertas, "A vertically-integrated tool for automated design of SD modulators," Proc. ESSCIRC, pp. 164- 167, 1994.
	21	W. Nye, D. Riley, A. Sangiovanni-Vincentelli, A. Tits, "DELIGHT.SPICE: an optimization-based system for the design of integrated circuits," IEEE Trans. CAD, Vol. 7, No. 4, pp. 501-519, April 1988.
	22	F. Medeiro , F. V. Fernández , R. Domínguez-Castro , A. Rodríguez-Vázquez, A statistical optimization-based approach for automated sizing of analog cells, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.594-597, November 06-10, 1994, San Jose, California, United States
	23	E.S. Ochotta, R.A. Rutenbar, L.R. Carley, "ASTRX/OBLX: Tools for rapid synthesis of high-performance analog circuits," IEEE Trans. CAD, to appear 1996.
	24	E.S. Ochotta, L.R. Carley, R.A. Rutenbar "Analog circuit synthesis for large, realistic cells: designing a pipelined A/D converter with ASTRX/OBLX," Proc. IEEE CICC, May 1994.
	25	H. Onodera, et al., "Operational amplifier compilation with performance optimization," IEEE JSSC, Vol. SC-25, No. 2, pp. 466-473, Apr. 1990.
	26	EC. Maulik, L.R. Carley, R.A. Rutenbar "Simultaneous topology selection and sizing of cell-level analog circuits," IEEE Trans. CAD, Vol. 14, No. 4, April 1995.
	27	Z.Q. Neng, et al., "SEAS: A simulated evolution approach for analog circuit synthesis," Proc. IEEE CICC, 5.2, May 1991.
	28	Wim Kruiskamp , Domine Leenaerts, DARWIN: CMOS opamp synthesis by means of a genetic algorithm, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.433-438, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217566]
	29	Jan Crols , Stéphane Donnay , Michiel Steyaert , Georges Gielen, A high-level design and optimization tool for analog RF receiver front-ends, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.550-553, November 05-09, 1995, San Jose, California, United States
	30	J. Assael, E Senn, M. Tawfik, "A switched-capacitor filter silicon compiler," IEEE Journal of Solid-State Circuits, Vol. 23, No. 1, pp. 166- 174, February 1988.
	31	Tamal Mukherjee , L. R. Carley , R. A. Rutenbar, Synthesis of manufacturable analog circuits, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.586-593, November 06-10, 1994, San Jose, California, United States
	32	J. Kuhn, "Analog Module Generators for Silicon Compilation," VLSI Systems Design, May 1987.
	33	J. Rijmenants. et al., "ILAC: An automated layout tool for analog cmos circuits," IEEE JSSC, Vol. 24, No. 4, pp. 417-425, April 1989.
	34	D. J. Garrod, R. A. Rutenbar, L. R. Carley, "Automatic layout of custom analog cells in ANANGRAM", Proc. ICCAD, pp. 544-547, Nov. 1988.
	35	J. M. Cohn, D. J. Garrod, R. A. Rutenbar, L. R. Carley, "KOAN/ANA- GRAM II: New tools for device-level analog placement and routing," IEEE JSSC, Vol. 26, No. 3, March, 1991.
	36	John M. Cohn, Analog Device-Level Layout Automation, Kluwer Academic Publishers, Norwell, MA, 2000
	37	M. Mogaki, et al., "LADIES: An automatic layout system for analog LSI's," Proc. ACM/IEEE ICCAD, pp. 450-453, Nov. 1989.
	38	E. Malavasi, et al., "A routing methodology for analog integrated circuits," Proc. ACM/IEEE ICCAD, pp. 202-205, Nov 1990.
	39	E. Malavasi, A. Sangiovanni-Vincentelli, "Area routing for analog layout," IEEE Trans. CAD, Vol. 12, No. 8, pp. 1186-1197, Aug, 1993.
	40	Bulent Basaran , Rob A. Rutenbar , L. Richard Carley, Latchup-aware placement and parasitic-bounded routing of custom analog cells, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.415-421, November 07-11, 1993, Santa Clara, California, United States
	41	K. Lampaert, G. Gielen, W. Sansen, "Analog routing for manufacturability," Proc. IEEE CICC, May 1996.
	42	K. Lampaert, G. Gielen, W.M. Sansen, "A performance-driven placement tool for analog integrated circuits," IEEE JSSC, Vol. 30, No. 7, pp. 773-780, July 1995.
	43	E. Malavasi, D. Pandini, "Optimum CMOS stack generation with analog constraints", IEEE Trans. CAD, Vol. 14, No. 1, pp. 107-12, Jan. 1995.
	44	E. Charbon, E. Malavasi, U. Choudhury, A. Casotto, A. Sangiovanni- Vincentelli, "A constraint-driven placement methodology for analog integrated circuits", Proc. IEEE CICC, pp. 28.2/1-4, May 1992.
	45	Bulent Basaran , Rob A. Rutenbar, An O(n) algorithm for transistor stacking with performance constraints, Proceedings of the 33rd annual conference on Design automation, p.221-226, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240559]
	46	U. Choudhury, A. Sangiovanni-Vincentelli, "Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits", IEEE Trans. CAD, Vol. 12, No. 2, pp. 208-224, February 1993.
	47	Edoardo Charbon , Enrico Malavasi , Alberto Sangiovanni-Vincentelli, Generalized constraint generation for analog circuit design, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.408-414, November 07-11, 1993, Santa Clara, California, United States
	48	R. Okuda, T. Sato, H. Onodera, K. Tamuru, "An efficient algorithm for layout compaction problem with symmetry constraints," Proc. IEEE ICCAD, pp. 148-151, Nov. 1989.
	49	E. Malavasi, E. Felt, E. Charbon, A. Sangiovanni-Vincentelli, "Symbolic compaction with analog constraints," Int. J. Circuit Theory and Applic., Vol. 23, No. 4, pp. 433-452, Jul/Aug 1995.
	50	J. Cohn, D. Garrod, R. Rutenbar, L. R. Carley, "Techniques for simultaneous placement and routing of custom analog cells in KOAN/ANA- GRAM II," Proc. ACM/IEEE ICCAD, pp. 394-397, Nov. 1991.
	51	R.A. Rutenbar, "Analog design automation: Where are we? Where are we going?" Proc. IEEE CICC, May 1993.
	52	H. Yaghutiel, A. Sangiovanni-Vincentelli, E R. Gray, "A methodology for automated layout of switched capacitor filters," in Proc. ACM/IEEE ICCAD, Nov. 1986.
	53	C. D. Kimble, et al., "Analog autorouted VLSI," Proc. ACM/IEEE CICC., June 1985.
	54	R. S. Gyurcsik, J. C. Jeen, "A generalized approach to routing mixed analog and digital signal nets in a channel," IEEE JSSC, Vol. 24, No. 2, pp. 436-442, Apr. 1989.
	55	U. Choudhury, A. Sangiovanni-Vincentelli, "Constraint-based channel routing for analog and mixed analog/digital circuits," IEEE Trans. CAD, Vol. 12, No. 4, pp. 497-510, Apr. 1993.
	56	Sujoy Mitra , Sudip K. Nag , Rob A. Rutenbar , L. Richard Carley, System-level routing of mixed-signal ASICs in WREN, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.394-399, November 1992, Santa Clara, California, United States
	57	S. Mitra, R. A. Rutenbar, L. R. Carley, D.J. Allstot, "Substrate-aware mixed-signal macrocell placement in WRIGHT," IEEE JSSC, Vol. 30, No. 3, pp. 269-278, Mar. 1995.
	58	B. R. Stanisic, N. K. Verghese, R. A. Rutenbar, L. R. Carley, D. J. Allstot, "Addressing substrate coupling in mixed-mode IC's: simulation and power distribution synthesis", IEEE JSSC, Vol. 29, No. 3, Mar. 1994.
	59	Nishath K. Verghese , Timothy J. Schmerbeck , David J. Allstot, Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits, Kluwer Academic Publishers, Norwell, MA, 1995
	60	B.R. Stanisic, R.A. Rutenbar, L.R. Carley, Synthesis of Power Distribution to Manage Signal Integrity in Mixed-Signal ICs, Kluwer Academic Publishers, 1996.
	61	L. T. Pillage, R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis", IEEE Trans. CAD, Vol. 9, No. 4, Apr. 1990.
	62	T. Schmerbeck, R. Richetta, L. Smith, "A 27 MHz mixed analog/digital recording channel DSP using partial response signalling with maximum likelihood detection," in Tech. Digest IEEE ISSCC, Feb. 1991.
	63	R. A. Rutenbar , L. R. Carley , P. C. Maulik , E. S. Ochotta , T. Mukherjee , B. Basaran , S. Mitra , S. K. Nag , B. R. Stanisic, Synthesis and layout for analog and mixed-signal ICs in the ACACIA system, Analog circuit design: low-noise, low-power, low-voltage; mixed-mode design with CAD tools; voltage, current and time references, Kluwer Academic Publishers, Norwell, MA, 1995
	64	E. Malavasi, E. Felt, E. Charbon and A. Sangiovanni-Vincentelli, "Automation of IC Layout with Analog Constraints," IEEE Trans. CAD, to appear 1996.

CITED BY 19

	Alex Doboli , Adrian Nunez-Aldana , Nagu Dhanwada , Sree Ganesan , Ranga Vemuri, Behavioral synthesis of analog systems using two-layered design space exploration, Proceedings of the 36th ACM/IEEE conference on Design automation, p.951-957, June 21-25, 1999, New Orleans, Louisiana, United States
	Tamal Mukherjee , Gary K. Fedder, Structured design of microelectromechanical systems, Proceedings of the 34th annual conference on Design automation, p.680-685, June 09-13, 1997, Anaheim, California, United States
	C. De Ranter , B. De Muer , G. Van der Plas , P. Vancorenland , M. Steyaert , G. Gielen , W. Sansen, CYCLONE: automated design and layout of RF LC-oscillators, Proceedings of the 37th conference on Design automation, p.11-14, June 05-09, 2000, Los Angeles, California, United States
	Rob A. Rutenbar , John M. Cohn, Layout tools for analog ICs and mixed-signal SoCs: a survey, Proceedings of the 2000 international symposium on Physical design, p.76-83, May 2000, San Diego, California, United States
	G. Van der Plas , J. Vandenbussche , W. Daems , A. Van den Bosch , G. Gielen , W. Sansen, Systematic design of a 14-bit 150-MS/s CMOS current-steering D/A converter, Proceedings of the 37th conference on Design automation, p.452-457, June 05-09, 2000, Los Angeles, California, United States
	Michael W. Tian , C.-J. Richard Shi, Rapid frequency-domain analog fault simulation under parameter tolerances, Proceedings of the 34th annual conference on Design automation, p.275-280, June 09-13, 1997, Anaheim, California, United States
	Georges G. E. Gielen , Rob A. Rutenbar, Synthesis of analog and mixed-signal integrated electronic circuits, Formal engineering design synthesis, Cambridge University Press, New York, NY, 2001
	Ravindranath Naiknaware , Terri Fiez, CMOS analog circuit stack generation with matching constraints, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.371-375, November 08-12, 1998, San Jose, California, United States
	Yang Xu , Lawrence T. Pileggi , Stephen P. Boyd, ORACLE: optimization with recourse of analog circuits including layout extraction, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Alex Doboli , Nagu Dhanwada , Adrian Nunez-Aldana , Ranga Vemuri, A two-layer library-based approach to synthesis of analog systems from VHDL-AMS specifications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.2, p.238-271, April 2004
	Tamal Mukherjee , Gary K. Fedder, Hierarchical Mixed-Domain Circuit Simulation, Synthesis and Extraction Methodology for MEMS, Journal of VLSI Signal Processing Systems, v.21 n.3, p.233-249, July 1999
	Walter Daems , Georges Gielen , Willy Sansen, Simulation-based automatic generation of signomial and posynomial performance models for analog integrated circuit sizing, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Stéphane Donnay , Georges Gielen , Willy Sansen, High-Level Power Minimization of Analog Sensor Interface Architectures, Integrated Computer-Aided Engineering, v.5 n.4, p.303-314, December 1998
	Alex Doboli , Ranga Vemuri, A VHDL-AMS compiler and architecture generator for behavioral synthesis of analog systems, Proceedings of the conference on Design, automation and test in Europe, p.71-es, January 1999, Munich, Germany
	Adrian Nunez-Aldana , Ranga Vemuri, An analog performance estimator for improving the effectiveness of CMOS analog systems circuit synthesis, Proceedings of the conference on Design, automation and test in Europe, p.86-es, January 1999, Munich, Germany
	Bart De Smedt , Georges Gielen, HOLMES: Capturing the Yield-Optimized Design Space Boundaries of Analog and RF Integrated Circuits, Proceedings of the conference on Design, Automation and Test in Europe, p.10256, March 03-07, 2003
	E. Martens , G. Gielen, Classification of analog synthesis tools based on their architecture selection mechanisms, Integration, the VLSI Journal, v.41 n.2, p.238-252, February, 2008
	E. Martens , G. Gielen, ANTIGONE: Top-down creation of analog-to-digital converter architectures, Integration, the VLSI Journal, v.42 n.1, p.10-23, January, 2009
	Yang Xu , Kan-Lin Hsiung , Xin Li , Lawrence T. Pileggi , Stephen P. Boyd, Regular analog/RF integrated circuits design using optimization with recourse including ellipsoidal uncertainty, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.623-637, May 2009