Use of sensitivities and generalized substrate models in mixed-signal IC design

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Use of sensitivities and generalized substrate models in mixed-signal IC design

Full text

Pdf (248 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 33rd annual Design Automation Conference table of contents

Las Vegas, Nevada, United States

Pages: 227 - 232

Year of Publication: 1996

ISBN:0-89791-779-0

Authors

Paolo Miliozzi	Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA
Iasson Vassiliou	Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA
Edoardo Charbon	Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA
Enrico Malavasi	Cadence Design Systems, Inc., San José, CA

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
EDAC : Electronic Design Automation Consortium

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 6, Citation Count: 1

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/240518.240560 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	T.A. Johnson, R. W. Knepper, V. Marcello and W. Wang, "Chip Substrate Resistance Modeling Technique for Integrated Circuit Design", IEEE Trans. on CAD, vol. CAD-3, pp. 126-134, 1984.
	2	D. K. Su, M. Loinaz, S. Masui and B. Wooley, "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits", IEEE Journal of Solid State Circuits, vol. SC-28, n. 4, pp. 420- 430, April 1993.
	3	B. R. Stanisic, N. K. Verghese, D. J. Allstot, R. A. Rutenbar and L. R. Carley, "Addressing Substrate Coupling in Mixed-Mode ICs: Simulation and Power Distribution Synthesis", IEEE Journal of Solid State Circuits, vol. SC-29, n. 3, pp. 226-237, March 1994.
	4	R. Gharpurey and R. G. Meyer, "Modeling and Analysis of Substrate Coupling in ICs", in Proc. IEEE CICC, pp. 125-128,May 1995.
	5	H. Chang, A. L. Sangiovanni-Vincentelli, E Balarin, E. Charbon, U. Choudhury, G. Jusuf, E. Liu, E. Malavasi, R. Neff and E Gray, "A Top-down, Constraint-Driven Design Methodology for Analog Integrated Circuits", in Proc. IEEE CICC, pp. 841-846, May 1992.
	6	I.A. Young, J. K. Greason and K. L. Wong, "A PLL Clock Generator with 5 to 110 MHz of Lock Range for Microprocessors", JSSC, vol. SC-27, n. 11, pp. 1599-1607,November 1992.
	7	D. Reynolds, "A 320 MHz CMOS Triple 8b DAC with On-Chip PLL and Hardware Cursor", in Proc. IEEE International Solid-State Circuits Conference, pp. 50-51, February 1994.
	8	A. Demir, E. Liu, A. L. Sangiovanni-Vincentelli and I. Vassiliou, "Behavioral Simulation Techniques for Phase/Delay-Locked Systems", in Proc. IEEE CICC, pp. 453-456, May 1994.
	9	Umakanta Choudhury , A. Sangiovanni-Vincentelli, Constraint generation for routing analog circuits, Proceedings of the 27th ACM/IEEE conference on Design automation, p.561-566, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123403]
	10	K. Joardar, "A Simple Approach to Modeling Cross-Talk in Integrated Circuits", IEEE Journal of Solid State Circuits, vol. SC-29, n. 10, pp. 1212- 1219, October 1994.
	11	N.K. Verghese, D. J. Allstot and S. Masui, "Rapid Simulation of Substrate Coupling Effects in Mixed-Mode ICs", in Proc. IEEE CICC, pp. 1831- 1834, May 1993.
	12	C. Hu, VLSIElectronics: Microstructure Science, volume 18, Academic Press, New York, 1981.
	13	M.R. Pinto, C. S. Rafferty, H. R. Yeager and R. W. Dutton, PISCES-IIB, Stanford University, Stanford, CA, 1985.
	14	Edoardo Charbon , Enrico Malavasi , Davide Pandini , Alberto Sangiovanni-Vincentelli, Simultaneous placement and module optimization of analog IC's, Proceedings of the 31st annual conference on Design automation, p.31-35, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196261]
	15	Eric Felt , Amit Narayan , Alberto Sangiovanni-Vincentelli, Measurement and modeling of MOS transistor current mismatch in analog IC's, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.272-277, November 06-10, 1994, San Jose, California, United States

CITED BY 2

	Rob A. Rutenbar , John M. Cohn, Layout tools for analog ICs and mixed-signal SoCs: a survey, Proceedings of the 2000 international symposium on Physical design, p.76-83, May 2000, San Diego, California, United States
	Ender Yilmaz , Günhan Dündar, Analog layout generator for CMOS circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.32-45, January 2009