Oscillation control in logic simulation using dynamic dominance graphs

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Oscillation control in logic simulation using dynamic dominance graphs

Full text

Pdf (126 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 33rd annual Design Automation Conference table of contents

Las Vegas, Nevada, United States

Pages: 155 - 160

Year of Publication: 1996

ISBN:0-89791-779-0

Author

Peter Dahlgren

Department of Computer Engineering, Chalmers University of Technology, S-412 96 Gothenburg, Sweden

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
EDAC : Electronic Design Automation Consortium

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 5, Downloads (12 Months): 8, Citation Count: 0

Additional Information:

references index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/240518.240547 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	M.J. Ashjaee and S. M. Reddy, "On totally self-checking checkers for separable codes", IEEE Trans. on Comp., Vol. 26, Aug. 1977, pp. 737-744.
	2	M. Abramovici, M. A. Breuer and A. D. Friedman, Digital Testing and Testable Design, Computer Science Press, 1990.
	3	E Agrawal and W. J. Dally, "A hardware logic simulation system", IEEE Trans. on CAD, Vol. 9, No. 1, Jan. 1990, pp. 19-29.
	4	R. E. Bryant , D. Beatty , K. Brace , K. Cho , T. Sheffler, COSMOS: a compiled simulator for MOS circuits, Proceedings of the 24th ACM/IEEE conference on Design automation, p.9-16, June 28-July 01, 1987, Miami Beach, Florida, United States [doi>10.1145/37888.37890]
	5	R.E. Bryant, "A Switch-Level Model and Simulator for MOS Digital Systems", IEEE Trans. on Comp., Feb 1984, Vol. C-33, No. 2, pp. 160-177.
	6	Peter Dahlgren , Peter Liden, Efficient modeling of switch-level networks containing undetermined logic node states, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.746-752, November 07-11, 1993, Santa Clara, California, United States
	7	L. E Huang and R. E. Bryant, "Intractability in linear switchlevel simulation", IEEE Trans. on CAD, 1993, Vol. 12, No. 6, pp. 829-836.
	8	J. Gecsei , E. Cerny, Self-adjusting networks for VLSI simulations, IEEE Transactions on Computers, v.36 n.9, p.1114-1120, Sept. 1987 [doi>10.1109/TC.1987.5009544]
	9	F. Ferguson and J. Shen, "Extraction and simulation of realistic CMOS faults using inductive fault analysis", in Proc. IEEE Int. Test Conference, Sept. 1988, pp. 475-484.
	10	S. Xu and S. Y. H. Sy, "Detecting I/O and internal feedback bridging faults", IEEE Trans. Comp., June 1985, Vol. C-34, No. 6, pp. 553-557.
	11	Peter C. Maxwell , Robert C. Aitken, Biased Voting: A Method for Simulating CMOS Bridging Faults in the Presence of Variable Gate Logic, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.63-72, October 17-21, 1993
	12	J. M Acken and S. D. Millman, "Accurate modeling and simulation of bridging faults", in Proc. IEEE Custom integrated Conf., 1991, pp. 17.4.1-17.4.4.
	13	T. M. Storey and W. Maly, "CMOS bridging fault detection", Proc. IEEE Int. Test Conference, 1991, pp. 1123-1131.
	14	Jeff Rearick , Janak H. Patel, Fast and Accurate CMOS Bridging Fault Simulation, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.54-62, October 17-21, 1993
	15	Y. K. Malai, A. E Jayasumana and R. Rajsuman, "A detailed examination of bridging faults", in Proc. IEEE International Conference on Computer Design, 1986, pp. 78-81.
	16	G. W. Smith and R. B. Walford, "The identification of a minimal feedback vertex set of a directed graph", IEEE Trans. on Circuit and Systems, Jan 1975, Vol. CAS-22, No. 1, pp. 9-15.
	17	Pranav Ashar , Sharad Malik, Implicit computation of minimum-cost feedback-vertex sets for partial scan and other applications, Proceedings of the 31st annual conference on Design automation, p.77-80, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196283]
	18	Srimat T. Chakradhar , Arun Balakrishnan , Vishwani D. Agrawal, An exact algorithm for selecting partial scan flip-flops, Proceedings of the 31st annual conference on Design automation, p.81-86, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196285]
	19	Dimitris Nikolos , Antonis M. Paschalis , George Philokyprou, Efficient Design of Totally Self-Checking Checkers for all Low-Cost Arithmetic Codes, IEEE Transactions on Computers, v.37 n.7, p.807-814, July 1988 [doi>10.1109/12.2226]
	20	M. A. d'Abreu, "Gate-level simulation", IEEE Design and Test of Computers, Dec. 1985, pp. 63-71.
	21	Peter Dahlgren, A multiple-dominance switch-level model for simulation of short faults, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.674-680, November 05-09, 1995, San Jose, California, United States
	22	R. M. Karp, "Reducibility between combinatorial problems", in Complexity of Computer Computations, R. E. Miller and J. W. Thatcher, Eds., New York: Plenum Press (1972), pp. 85-103.