Symphony

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Symphony: a simulation backplane for parallel mixed-mode co-simulation of VLSI systems

Full text

Pdf (73 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 33rd annual Design Automation Conference table of contents

Las Vegas, Nevada, United States

Pages: 149 - 154

Year of Publication: 1996

ISBN:0-89791-779-0

Authors

Antonio R. W. Todesco	Computer Systems Laboratory, Stanford University, CA
Teresa H.-Y. Meng	Computer Systems Laboratory, Stanford University, CA

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
EDAC : Electronic Design Automation Consortium

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 12, Citation Count: 3

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/240518.240546 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	E. L. Acuna, et al., "Simulation Techniques for Mixed- Analog/Digital Circuits", IEEE Journal of Solid-State Circuits, April 1990.
	2	Robert Alverson , Tom Blank , Kiyoung Choi , Sun Y Hwang , Arturo Salz , Larry Soule , Thomas Rokicki, Thor user''s manual: tutorial and commands, Stanford University, Stanford, CA, 1988
	3	D. Becker , R. K. Singh , S. G. Tell, An engineering environment for hardware/software co-simulation, Proceedings of the 29th ACM/IEEE conference on Design automation, p.129-134, June 08-12, 1992, Anaheim, California, United States
	4	Jack V. Briner, Jr. , John L. Ellis , Gershon Kedem, Breaking the barrier of parallel simulation of digital systems, Proceedings of the 28th conference on ACM/IEEE design automation, p.223-226, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127669]
	5	R. E. Bryant, SIMULATION OF PACKET COMMUNICATION ARCHITECTURE COMPUTER SYSTEMS, Massachusetts Institute of Technology, Cambridge, MA, 1977
	6	K.M. Chandy and J. Misra, "Distributed Simulation: A Case Study in Design and Verification of Distributed Programs", IEEE Transactions of Software Engineering, SE-5(5):440-452, September 1979.
	7	K. M. Chandy , J. Misra, Asynchronous distributed simulation via a sequence of parallel computations, Communications of the ACM, v.24 n.4, p.198-206, April 1981 [doi>10.1145/358598.358613]
	8	Erik DeBenedictis , Sumit Ghosh , Meng-Lin Yu, A Novel Algorithm for Discrete-Event Simulation: Asynchronous Distributed Discrete-Event Simulation Algorithm for Cyclic Circuits Using a Dataflow Network, Computer, v.24 n.6, p.21-33, June 1991 [doi>10.1109/2.86834]
	9	Richard M. Fujimoto, Parallel discrete event simulation, Communications of the ACM, v.33 n.10, p.30-53, Oct. 1990 [doi>10.1145/84537.84545]
	10	R. K. Gupta , C. N. Coelho, Jr. , G. De Micheli, Synthesis and simulation of digital systems containing interacting hardware and software components, Proceedings of the 29th ACM/IEEE conference on Design automation, p.225-230, June 08-12, 1992, Anaheim, California, United States
	11	David R. Jefferson, Virtual time, ACM Transactions on Programming Languages and Systems (TOPLAS), v.7 n.3, p.404-425, July 1985 [doi>10.1145/3916.3988]
	12	Asawaree Kalavade , Edward A. Lee, A Hardware-Software Codesign Methodology for DSP Applications, IEEE Design & Test, v.10 n.3, p.16-28, July 1993 [doi>10.1109/54.232469]
	13	D. Kumar, Systems with Low Distributed Simulation Overhead, IEEE Transactions on Parallel and Distributed Systems, v.3 n.2, p.155-165, March 1992 [doi>10.1109/71.127257]
	14	Daniel Lenoski , James Laudon , Truman Joe , David Nakahira , Luis Stevens , Anoop Gupta , John Hennessy, The DASH prototype: implementation and performance, Proceedings of the 19th annual international symposium on Computer architecture, p.92-103, May 19-21, 1992, Queensland, Australia
	15	Jayadev Misra, Distributed discrete-event simulation, ACM Computing Surveys (CSUR), v.18 n.1, p.39-65, March 1986 [doi>10.1145/6462.6485]
	16	C. L. Portmann and T. Meng, "Power-efficient Metastability Error Reduction in CMOS Flash A/D Converters", to appear in IEEE Journal of Solid-States Circuits, July 1996.
	17	Resve A. Saleh , A. Richard Newton, Mixed-Mode Simulation, Kluwer Academic Publishers, Norwell, MA, 1990
	18	A. Salz , M. Horowitz, IRSIM: an incremental MOS switch-level simulator, Proceedings of the 26th ACM/IEEE conference on Design automation, p.173-178, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74412]
	19	J. Singh and R. Saleh. "iMACSIM: A Program for Multi-level Analog Circuit Simulation",Proc. oflCCAD, 16-19, 1991.
	20	L. E Soule, "Parallel logic simulation: an evaluation of centralizedtime and distributed-time algorithms", Technical Report CSL-TR-92-527, Stanford, June 1992.
	21	R. J. Spier. "A preliminary evaluation of the SPICE3 simulation package", IECEC, vol. 1,189-194, 1991.
	22	Donald E. Thomas , Jay K. Adams , Herman Schmit, A Model and Methodology for Hardware-Software Codesign, IEEE Design & Test, v.10 n.3, p.6-15, July 1993 [doi>10.1109/54.232468]
	23	Chih-Po Wen , Katherine A. Yelick, Parallel timing simulation on a distributed memory multiprocessor, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.130-135, November 07-11, 1993, Santa Clara, California, United States
	24	LSIM Manuals, Mentor Graphics.

CITED BY 3

	Dragos Lungeanu , C.-J. Richard Shi, Distributed simulation of VLSI systems via lookahead-free self-adaptive optimistic and conservative synchronization, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.500-504, November 07-11, 1999, San Jose, California, United States
	Sushil K. Prasad , Nikhil Junankar, Parallelizing a sequential logic simulator using an optimistic framework based on a global parallel heap event queue: an experience and performance report, Proceedings of the fourteenth workshop on Parallel and distributed simulation, p.111-118, May 28-31, 2000, Bologna, Italy
	Fotios Gioulekas , Michael Birbas , Nikolaos Voros , George Kouklaras , Alexios Birbas, Heterogeneous system level co-simulation for the design of telecommunication systems, Journal of Systems Architecture: the EUROMICRO Journal, v.51 n.12, p.688-705, December 2005