VAMP

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

VAMP: a VHDL based concept for accurate modeling and post layout timing simulation of electronic systems

Full text

Pdf (330 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 33rd annual Design Automation Conference table of contents

Las Vegas, Nevada, United States

Pages: 119 - 124

Year of Publication: 1996

ISBN:0-89791-779-0

Authors

Bernhard Wunder	Institut für Technik der Informationsverarbeitung, Universität Karlsruhe, D-76128 Karlsruhe, Germany
Gunther Lehmann	Institut für Technik der Informationsverarbeitung, Universität Karlsruhe, D-76128 Karlsruhe, Germany
Klaus D. Müller-Glaser	Institut für Technik der Informationsverarbeitung, Universität Karlsruhe, D-76128 Karlsruhe, Germany

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
EDAC : Electronic Design Automation Consortium

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Citation Count: 1

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/240518.240541 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	G. Lehmann, P. Nagel, K. D. Miiller-Glaser: An Approach to Detailed Modeling of Digital CMOS Gates for Logic Simulation using VHDL, International Journal of Electronics and Communication, Vol. 49, No. 2, 1995
	2	H. B. Bakoglu: Circuits, Interconnections and Packaging for VLSI Circuits, Addison-Wesley, Reading, MA, 1990
	3	Marc Rocchi: High @eed Digital IC Technologies, Artech House, Norwood, 1990
	4	E. Hörbst, Logic design and simulation, North-Holland Publishing Co., Amsterdam, The Netherlands, 1986
	5	J. P. Hayes: Switch Level Modeling, IEEE Design and Test, August 1987
	6	J. Rubinstein, P. Penfield, M. A. Horowitz: Signal Delays in RC Tree Networks, IEEE Transactions on Computer Aided Design, Vol. 2, No. 3, 1983
	7	J.L. Wyatt, Q. Yu: Signal Delay in RC Meshes, Proceedings of the IEEE International Conference on Computer Aided Design, Santa Clara, CA, 1983
	8	T. Sakurai, A. R. Newton: Alpha-power Law MOSFET Model and its Application to CMOS Inverter Delay and Other Formulas, IEEE Journal on Solid State Circuits, SC-25, pp. 584-594, 1990
	9	A. Nabavi-Lishi, N. C. Rumin: Inverter Models of CMOS Gates for Supply Current and Delay Evaluation, IEEE Transactions on Computer Aided Design, Vo1.13 , No. 10, 1994
	10	IEEE 1076.4 Working Group: VITAL V3, O @ecification, FTP-address: ftp.vhdl.org, 1995
	11	The Institute of Electrical and Electronics Engineers: IEEE Standard VHDL Language Reference Manual (ANSI/IEEE 1076-1993), New York, NY, 1994
	12	D. L. Perry: VHDL, McGraw Hill, New York, 1991
	13	G. Lehmann, B. Wunder, M. Selz: SchaItungsdesign mit VHDL, Franzis, Poing, 1994
	14	R. E. Bryant: A Survey of Switch Level Algorithms, IEEE Design and Test, August 1987
	15	Y.-H. Shih, Y. Leblebici, S.-M. Kang: ILLIADS: A Fast Timing and Reliability Simulator for Digital MOS Circuits, IEEE Transactions on Computer Aided Design, Vol. 12 , Nr. 9, 1993
	16	A.-C. Deng, Y.-C. Shiau: Generic Linear RC Delay Modeling for Digital CMOS Circuits, IEEE Transactions on Computer Aided Design, Vol. 9, No. 14, 1990
	17	Y.-H. Shih, S.-M. Kang: Analytic Transient Solution of General MOS Circuit Primitives, IEEE Transactions on Computer Aided Design, Vol. 11 , Nr. 6, 1992
	18	A. E. Ruehli, Circuit analysis, simulation, and design: general aspects of circuit analysis and design, North-Holland Publishing Co., Amsterdam, The Netherlands, 1986
	19	L. W. Nagel: SPICE2: A Computer Program to Simulate Semiconductor Circuits, Electronic Research Laboratory Report #ERL-M520, University of California, Berkeley, CA, 1975
	20	B. Wunder, G. Lehmann, K. D. Miiller-Glaser: Post layout timing simulation with accurate modeling of interconnections using a VHDL-simuIator, VHDL International Users Forum Fall 1995, Newton, MA, 1995
	21	Synopsys, Inc.: C-Language Interface Reference, Version 3.3, Mountain View, CA, 1995
	22	H. W. Buurman: From Circuit to Signal: Development of a Piecewise Linear Simulator, PhD-thesis, University of Eindhoven, 1993
	23	E. T. Lewis: An Analysis of Interconnect Line Capacitance and Coupling for VLSI Circuits, IEEE Journal of Solid State Circuits, Vol. 27 (8), 1984
	24	Yuan, Lin, Chiang: Properties of Interconnection on Silicon, Sapphire and Semi-Insulating Gallium Arsenide Substrates, IEEE Transactions on Electronic Devices, Vol. 29 (4), 1982